Table of Contents
Advertisement
M
1
6
C
2 /
9
G
o r
u
p
22.6 Timers
22.6.1 Timer A
22.6.1.1 Timer A (Timer Mode)
1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
(i = 0 to 4) register and the TAi register before setting the TAiS bit in the TABSR register to 1 (count
starts).
Always make sure the TAiMR register is modified while the TAiS bit remains 0 (count stops) regard-
less whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAi
register. However, if the TAi register is read at the same time the counter is reloaded, the read value
is always FFFF
counting, the read value is the one that has been set in the register.
3. If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to 1
(three-phase output forcible cutoff by input on SD pin enabled), the TA1
pins go to a high-impedance state.
22.6.1.2 Timer A (Event Counter Mode)
1. The timer remains idle after reset. Set the mode, count source, counter value, etc. using the TAiMR
(i = 0 to 4) register, the TAi register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the
ONSF register and the TRGSR register before setting the TAiS bit in the TABSR register to 1 (count
starts).
Always make sure bits TAZIE, TA0TGL, and TA0TGH in the TAiMR register, the UDF register, the
ONSF register, and the TRGSR register are modified while the TAiS bit remains 0 (count stops)
regardless whether after reset or not.
2. While counting is in progress, the counter value can be read out at any time by reading the TAi
register. However, if the TAi register is read at the same time the counter is reloaded, the read value
is always FFFF
If the TAi register is read after setting a value in it, but before the counter starts counting, the read
value is the one that has been set in the register.
3. If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to 1
(three-phase output forcible cutoff by input on SD pin enabled), the TA1
pins go to a high-impedance state.
R
e
. v
1
1 .
2
M
r a
3 .
, 0
2
0
0
7
R
E
J
0
9
B
0
1
0
1
0 -
1
1
2
. If the TAi register is read after setting a value in it, but before the counter starts
16
when the timer counter underflows and 0000
16
page 430
f o
4
5
8
_____
_____
_____
_____
22. Usage Notes
, TA2
OUT
OUT
when the timer counter overflows.
16
, TA2
OUT
OUT
and TA4
OUT
and TA4
OUT
Advertisement
Table of Contents
