Int Interrupt - Renesas M16C/29 Series User Manual

Hide thumbs Also See for M16C/29 Series:
Table of Contents

Advertisement

M
1
6
C
2 /
9
G
o r
u
p
______

9.6 INT Interrupt

_______
INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the
IFSRi bit in the IFSR register.
________
The INT5 input has an effective digital debounce function for a noise rejection. Refer to "19.6 Digital
Debounce function" for this detail. When using INT5 interrupt to exit stop mode, set the P17DDR register
to FF
before entering stop mode.
16
________
To use the INT4 interrupt, set the IFSR6 bit in the IFSR register to 1 (INT4). To use the INT5 interrupt, set
the IFSR7 bit in the IFSR register to 1 (INT5).
After modifiying bit IFSR6 or IFSR7, clear the corresponding IR bit to 0 (interrupt not requested) before
enabling the interrupt.
Figure 9.11 shows the IFSR registers.
Interrupt Request Cause Select Register
b7
b6
b5
b4
b3
NOTES:
1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC is set to
0 (falling edge).
2. When setting this bit to 0 (SI/O3, SI/O4), make sure the POL bit in registers S3IC and S4IC is set to
0 (falling edge).
Figure 9.11 IFSR Register
R
e
. v
1
1 .
2
M
r a
3 .
, 0
2
0
0
7
R
E
J
0
9
B
0
1
0
1
0 -
1
1
2
________
b2
b1
b0
Symbol
IFSR
Bit Symbol
IFSR0
INT0 interrupt polarity
switching bit
IFSR1
INT1 interrupt polarity
switching bit
IFSR2
INT2 interrupt polarity
switching bit
IFSR3
INT3 interrupt polarity
switching bit
IFSR4
INT4 interrupt polarity
switching bit
IFSR5
INT5 interrupt polarity
switching bit
IFSR6
Interrupt request cause
select bit
IFSR7
Interrupt request cause
select bit
page 85
f o
4
5
8
________
________
Address
After Reset
035F
00
16
16
Bit Name
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : SI/O3
1 : INT4
0 : SI/O4
1 : INT5
9. Interrupts
________
Function
RW
RW
(1)
RW
(1)
RW
(1)
RW
(1)
RW
(1)
RW
(1)
(2)
RW
(2)
RW

Advertisement

Table of Contents
loading

Table of Contents