Motorola CPU32 Reference Manual page 77

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

ANDI
Effective Address field — Specifies the destination operand.
Only data alterable addressing modes are allowed as shown:
Addressing Mode
Dn
An
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
Immediate field — (Data immediately following the instruction):
If size = 00, the data is the low-order byte of the immediate word.
If size = 01, the data is the entire immediate word.
If size = 10, the data is the next two immediate words.
CPU32
REFERENCE MANUAL
AND Immediate
Mode
Register
000
Reg. number: Dn
010
Reg. number: An
011
Reg. number: An
100
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
INSTRUCTION SET
Addressing Mode
Mode
(xxx).W
111
(xxx).L
111
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
ANDI
Register
000
001
MOTOROLA
4-29

Advertisement

Table of Contents
loading

Table of Contents