Motorola CPU32 Reference Manual page 65

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

ADD
Operation:
Assembler:
Syntax:
Attributes:
Description:
addition, and stores the result in the destination location. The mode of the instruction
indicates which operand is the source and which is the destination as well as the
operand size.
Condition Codes:
X
N
Z
*
*
*
X
Set the same as the carry bit.
N
Set if the result is negative. Cleared otherwise.
Z
Set if the result is zero. Cleared otherwise.
V
Set if an overflow is generated. Cleared otherwise.
C
Set if a carry is generated. Cleared otherwise.
Instruction Format:
15
14
13
1
1
0
Instruction Fields:
Register field — Specifies any of the eight data registers.
Opmode field:
CPU32
REFERENCE MANUAL
Source + Destination → Destination
ADD 〈 ea〉, Dn
ADD Dn, 〈ea〉
Size = (Byte, Word, Long)
Adds the source operand to the destination operand using binary
V
C
*
*
12
11
10
9
1
REGISTER
Byte
Word
000
001
100
101
INSTRUCTION SET
Add
8
7
6
5
OPMODE
Long
Operation
〈ea〉 + 〈Dn〉 → 〈Dn〉
010
〈Dn〉 + 〈ea〉 → 〈ea〉
110
ADD
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
MOTOROLA
0
.
4-17

Advertisement

Table of Contents
loading

Table of Contents