Table of Contents
Advertisement
8.3.3 MOVE Instruction
The MOVE instruction table indicates the number of clock periods needed for the pro-
cessor to calculate the destination effective address and to perform a MOVE or
MOVEA instruction. For entries with CEA or FEA, refer to the appropriate table to cal-
culate that portion of the instruction time.
Destination effective addresses are divided by their formats (refer to 3.4.4 Effective
Address Encoding Summary). The total number of clock cycles is outside the paren-
theses. The numbers inside parentheses (r/p/w) are included in the total clock cycle
number. All timing data assumes two-clock reads and writes.
When using this table, begin at the top and move downward. Use the first entry that
matches both source and destination addressing modes.
MOVE Rn, Rn
MOVE 〈FEA〉, Rn
MOVE Rn, (Am)
MOVE Rn, (Am)+
MOVE Rn, −(Am)
MOVE Rn, 〈CEA〉
MOVE 〈FEA, (An)
MOVE 〈FEA〉, (An)+
MOVE 〈FEA〉, −(An)
MOVE #, 〈CEA〉
MOVE 〈CEA〉, 〈FEA〉
X = There is one bus cycle for byte and word operands and two bus cycles for long
operands. For long bus cycles, add two clocks to the tail and to the number of
cycles.
∗An # fetch effective address time must be added for this instruction:
〈FEA〉 +〈CEA〉 + 〈OPER〉
NOTE: For instructions not explicitly listed, use the MOVE 〈CEA〉, 〈FEA〉 entry. The source
effective address is calculated by the calculate effective address table, and the
destination effective address is calculated by the fetch effective address table,
even though the bus cycle is for the source effective address.
8.3.4 Special-Purpose MOVE Instruction
The special-purpose MOVE instruction table indicates the number of clock periods
needed for the processor to fetch, calculate, and perform the special-purpose MOVE
operation on control registers or a specified effective address.
Footnotes indicate when to account for the appropriate effective address times. The
total number of clock cycles is outside the parentheses. The numbers inside parenthe-
ses (r/p/w) are included in the total clock cycle number. All timing data assumes two-
clock reads and writes.
MOTOROLA
8-14
Instruction
INSTRUCTION EXECUTION TIMING
Head
Tail
0
0
0
0
0
2
1
1
2
2
1
3
2
2
2
2
2
2
2
2
2
2
Cycles
2(0/1/0)
2(0/1/0)
4(0/1/x)
5(0/1/x)
6(0/1/x)
5(0/1/x)
6(0/1/x)
6(0/1/x)
6(0/1/x)
6(0/1/x)∗
6(0/1/x)
CPU32
REFERENCE MANUAL
Advertisement
Table of Contents
