Motorola CPU32 Reference Manual page 227

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

LINK (Word)
15
14
13
0
1
0
UNLK
15
14
13
0
1
0
MOVE USP
15
14
13
0
1
0
DR Field: 0 = Move An to USP 1 = Move USP to An
RESET
15
14
13
0
1
0
NOP
15
14
13
0
1
0
STOP
15
14
13
0
1
0
RTE
15
14
13
0
1
0
15
14
13
FORMAT
Format Field: Four bits imply frame size; only values 000–0010 and 1000–1011 are used.
RTD
15
14
13
0
1
0
CPU32
REFERENCE MANUAL
12
11
10
9
0
1
1
1
WORD DISPLACEMENT
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
12
11
10
9
0
1
1
1
IMMEDIATE DATA
12
11
10
9
0
1
1
1
Format/Offset Word (in stack frame)
12
11
10
9
0
0
12
11
10
9
0
1
1
1
DISPLACEMENT (16 BITS)
INSTRUCTION SET
8
7
6
5
0
0
1
0
8
7
6
5
0
0
1
0
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
0
0
1
1
8
7
6
5
VECTOR OFFSET
8
7
6
5
0
0
1
1
4
3
2
1
1
0
REGISTER
4
3
2
1
1
1
REGISTER
4
3
2
1
0
DR
REGISTER
4
3
2
1
1
0
0
0
4
3
2
1
1
0
0
0
4
3
2
1
1
0
0
1
4
3
2
1
1
0
0
1
4
3
2
1
4
3
2
1
1
0
1
0
MOTOROLA
0
0
0
0
0
0
1
0
0
0
1
0
0
0
4-179

Advertisement

Table of Contents
loading

Table of Contents