Motorola CPU32 Reference Manual page 170

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

OR
Operation:
Assembler
Syntax:
Attributes:
Description:
destination operand and stores the result in the destination location. The contents of
an address register may not be used as an operand.
Condition Codes:
X
N
Z
*
*
X
Not affected.
N
Set if the most significant bit of the result is set. Cleared otherwise.
Z
Set if the result is zero. Cleared otherwise.
V
Always cleared.
C
Always cleared.
Instruction Format:
15
14
13
1
1
0
Instruction Fields:
Register field — Specifies any of the eight data registers.
Opmode field:
MOTOROLA
4-122
Inclusive Logical OR
Source + Destination → Destination
OR 〈ea〉, Dn
OR Dn, 〈ea〉
Size = (Byte, Word, Long)
Performs an inclusive OR operation on the source operand and the
V
C
0
0
12
11
10
9
0
REGISTER
Byte
Word
000
001
100
101
INSTRUCTION SET
8
7
6
5
OPMODE
Long
Operation
(〈ea〉) + (〈Dn〉) → Dn
010
(〈Dn〉) + (〈ea〉) → ea
110
OR
4
3
2
1
EFFECTIVE ADDRESS
MODE
REGISTER
REFERENCE MANUAL
0
CPU32

Advertisement

Table of Contents
loading

Table of Contents