Interrupt Clear Register (Bits 16-23) - Motorola MVME1X7P Programmer's Reference Manual

VMEchip2
2

Interrupt Clear Register (bits 16-23)

ADR/SIZ
BIT
NAME
OPER
RESET
2-86
CVI1E Clear VMEbus IRQ1 edge-sensitive interrupt.
CPE Not used on MVME1x7P.
CMWP Clear VMEbus master write post error interrupt.
CSYSF Clear VMEbus SYSFAIL interrupt.
CAB Not used on MVME1x7P.
CACF Clear VMEbus ACFAIL interrupt.
23 22 21
CVIA CDMA CSIG3
C C
X X
This register is used to clear the edge-sensitive interrupts. An interrupt is
cleared by writing a 1 to its clear bit. The clear bits are defined below.
CLM0 Clear GCSR LM0 interrupt.
CLM1 Clear GCSR LM1 interrupt.
CSIG0 Clear GCSR SIG0 interrupt.
CSIG1 Clear GCSR SIG1 interrupt.
CSIG2 Clear GCSR SIG2 interrupt.
CSIG3 Clear GCSR SIG3 interrupt.
CDMA Clear DMA controller interrupt.
CVIA Clear VMEbus interrupter acknowledge interrupt.
$FFF40074 (8 bits of 32)
20 19
CSIG2 CSIG1
C C C
X X X
Computer Group Literature Center Web Site
18 17 16
CSIG0 CLM1 CLM0
C C C
X X X