Motorola MVME1X7P Programmer's Reference Manual page 309

Single-board computer
Table of Contents

Advertisement

local bus interrupter registers
I/O Control register 1
I/O Control register 2
I/O Control register 3
Interrupt Level register 4 (bits 0-7)
Miscellaneous Control register
Status register (bits 16-23)
Status register (bits 24-31)
Vector Base register
local bus master
2-9
VMEbus and
2-10
local bus slave (VMEbus master) registers
Address Translation Address Register 4
2-42
Address Translation Select Register 4
2-42
Attribute Register 1
Attribute Register 2
Attribute Register 3
Attribute Register 4
Ending Address Register 1
Ending Address Register 2
Ending Address Register 3
Ending Address Register 4
Starting Address Register 1
Starting Address Register 2
Starting Address Register 3
Starting Address Register 4
local bus slave, composition of
local bus timer
VMEchip2 ASIC
2-18
local control and status segisters (LCSRs),
VMEbus
2-7
local I/O devices memory map
local reset driver, VMEbus
local reset, VMEbus
2-18
local SCSI ID
1-45
local-bus-to-VMEbus
Enable Control register
I/O Control register
interface
1-18
interface, VMEchip2
http://www.motorola.com/computer/literature
2-96
2-97
2-97
2-95
2-98
2-78
2-77
2-95
2-46
2-45
2-44
2-43
2-39
2-40
2-41
2-41
2-40
2-40
2-41
2-42
2-4
1-22
2-18
2-49
2-50
2-4
map decoders, programming
requester
2-7
requester register, programming
location monitor
interrupters, VMEbus
status register (VMEchip2 ASIC)
location monitors LM0-LM3 (VMEchip2
ASIC)
2-100
LVFAIR bit (VMEchip2 ASIC)
M
M48T58 BBRAM, TOD Clock memory map
1-42
manual strobe control
3-45
map decoders
2-37
GCSR
1-46
SDRAM
1-11
VMEbus interface
1-46
VMEchip2 ASIC 2-4, 2-6,
master interrupt enable (MIEN) bit 2-74,
2-96
master interrupt enable (PCCchip2 ASIC)
3-15
MC68040
bus master support for 82596C
MPU
1-7
MC68060
MPU
1-7
MC680x0
indivisible RMW memory accesses
MOVE16 access
3-10
normal access
3-10
MCECC chip Memory Controller ASIC
MCECC internal register memory map
MCECC sector
arbitration process
4-9
Base Address register
BCLK Frequency register
chip defaults
4-9
Chip Prescaler counter
Data Control register
Defaults register 1
4-30
2-37
2-51
2-19
2-101
2-8
2-9
3-4
1-52
1-3
1-34
4-15
4-16
4-21
4-17
IN-7
I
N
D
E
X

Advertisement

Table of Contents
loading

Table of Contents