Sram; Figure 1-3. Mvme177 Flash And Eprom Memory Mapping Schemes - Motorola MVME1X7P Programmer's Reference Manual

Programming Issues
1
FFBFFFFF
FF800000

Figure 1-3. MVME177 Flash and EPROM Memory Mapping Schemes

SRAM

1-10
MAP 1
FLASH
MEMORY
4MB
NO EPROM
IN MAP
The MVME167P and MVME177P single-board computers include
128KB of 32-bit wide 100ns static RAM (SRAM) that supports 8-, 16-,
and 32-bit wide accesses. The SRAM allows the debugger to operate and
limited diagnostics to execute without using the on-board SDRAM or
mezzanines. The SRAM is under the control of the VMEchip2 ASIC, and
the access time is programmable. Refer to
detail.
The MVME177P provides for SRAM battery backup. The battery backup
function is supplied by a Dallas DS1210S nonvolatile controller chip and
Panasonic 2032 (or equivalent) battery.
MAP 2
(as shipped)
FLASH
TOP 2MB
1MB EPROM
DUPLICATED: DUPLICATED:
READABLE
NOT WRITABLE NOT WRITABLE
1MB EPROM
(BUG)
Chapter 2, VMEchip2
Computer Group Literature Center Web Site
MAP 3
FFBFFFFF
FLASH
BOTTOM
2MB
FFA00000
1MB EPROM
READABLE
FF900000
1MB EPROM
FF800000
1534 9408
for more