Local Bus Interrupter Enable Register (Bits 0-7) - Motorola MVME1X7P Programmer's Reference Manual

VMEchip2

Local Bus Interrupter Enable Register (bits 0-7)

2
ADR/SIZ
BIT
NAME
OPER
RESET
2-84
7 6
SPARE EIRQ7 EIRQ6
R/W R/W R/W
0 PSL 0 PSL 0 PSL
This is the local bus interrupter enable register. When an enable bit is high,
the corresponding interrupt is enabled. When an enable bit is low, the
corresponding interrupt is disabled. The enable bit does not clear
edge-sensitive interrupts or prevent the flip-flop from being set. If
necessary, edge-sensitive interrupters should be cleared to remove any old
interrupts and then re-enabled.
EIRQ1 Enable VMEbus IRQ1 interrupt.
EIRQ2 Enable VMEbus IRQ2 interrupt.
EIRQ3 Enable VMEbus IRQ3 interrupt.
EIRQ4 Enable VMEbus IRQ4 interrupt.
EIRQ5 Enable VMEbus IRQ5 interrupt.
EIRQ6 Enable VMEbus IRQ6 interrupt.
EIRQ7 Enable VMEbus IRQ7 interrupt.
SPARE SPARE.
$FFF4006C (8 bits of 32)
5 4 3
EIRQ5 EIRIQ4
R/W R/W
0 PSL 0 PSL
Computer Group Literature Center Web Site
2 1 0
EIRQ3 EIRQ2 EIRQ1
R/W R/W R/W
0 PSL 0 PSL 0 PSL