Motorola MVME1X7P Programmer's Reference Manual page 12

I/O Control Register 2 .............................................................................. 2-97
I/O Control Register 3 .............................................................................. 2-97
Miscellaneous Control Register ............................................................... 2-98
GCSR Programming Model .................................................................................. 2-100
Programming the GCSR................................................................................. 2-102
VMEchip2 Revision Register ................................................................ 2-103
VMEchip2 ID Register ........................................................................... 2-104
VMEchip2 LM/SIG Register ................................................................. 2-104
VMEchip2 Board Status/Control Register ............................................. 2-106
General Purpose Register 0 .................................................................... 2-107
General Purpose Register 1 .................................................................... 2-107
General Purpose Register 2 .................................................................... 2-107
General Purpose Register 3 .................................................................... 2-108
General Purpose Register 4 .................................................................... 2-108
General Purpose Register 5 .................................................................... 2-108
CHAPTER 3 PCCchip2
Introduction ............................................................................................................... 3-1
Summary of Major Features............................................................................... 3-1
Functional Description .............................................................................................. 3-2
General Description............................................................................................ 3-2
BBRAM Interface .............................................................................................. 3-3
82596CA LAN Controller Interface................................................................... 3-3
MPU Port and MPU Channel Attention...................................................... 3-3
MC68040-Bus Master Support for 82596CA ............................................. 3-4
LANC Bus Error ......................................................................................... 3-4
LANC Interrupt ........................................................................................... 3-5
53C710 SCSI Controller Interface ..................................................................... 3-6
Parallel Port Interface ......................................................................................... 3-6
General Purpose I/O Pin..................................................................................... 3-7
CD2401 SCC Interface....................................................................................... 3-7
Tick Timer .......................................................................................................... 3-9
Overall Memory Map .............................................................................................. 3-10
Programming Model................................................................................................ 3-11
Chip ID Register............................................................................................... 3-14
Chip Revision Register..................................................................................... 3-14
General Control Register.................................................................................. 3-15
Vector Base Register ........................................................................................ 3-16
xii