Local Bus Interrupter Enable Register (Bits 16-23) - Motorola MVME1X7P Programmer's Reference Manual

VMEchip2

Local Bus Interrupter Enable Register (bits 16-23)

2
ADR/SIZ
BIT
NAME
OPER
RESET
2-82
23 22 21
EVIA EDMA ESIG3
R/W R/W R/W
0 PSL 0 PSL 0 PSL
This register is the local bus interrupter enable register. When an enable bit
is high, the corresponding interrupt is enabled. When an enable bit is low,
the corresponding interrupt is disabled. The enable bit does not clear
edge-sensitive interrupts or prevent the flip-flop from being set. If
necessary, edge-sensitive interrupters should be cleared to remove any old
interrupts and then re-enabled.
ELM0 Enable GCSR LM0 interrupt.
ELM1 Enable GCSR LM1 interrupt.
ESIG0 Enable GCSR SIG0 interrupt.
ESIG1 Enable GCSR SIG1 interrupt.
ESIG2 Enable GCSR SIG2 interrupt.
ESIG3 Enable GCSR SIG3 interrupt.
EDMA Enable DMAC interrupt.
EVIA VMEbus interrupter acknowledge interrupt.
$FFF4006C (8 bits of 32)
20 19
ESIG2 ESIG1
R/W R/W
0 PSL 0 PSL
Computer Group Literature Center Web Site
18 17 16
ESIG0 ELM1 ELM0
R/W R/W R/W
0 PSL 0 PSL 0 PSL