Motorola MVME1X7P Programmer's Reference Manual page 305

Single-board computer
Table of Contents

Advertisement

clear-on-compare mode, VMEchip2 counters
2-15
clocks for VMEchip2 counters and timers
2-67
command chaining mode, VMEchip2
DMAC 2-12,
2-52
command packets, DMAC
compatibility, backward
connection diagrams
printer and serial port
transition module
B-1
Control and Status registers (CSRs),
PCCchip2 ASIC
memory map
3-12
counter enable
tick timer 1
3-23
tick timer 2
3-22
cycle types, MCECC sector
D
data access cycles, VMEbus 2-33,
data bus structure
1-7
data sheets, sources of
C-2
data transfer capabilities
local-bus-to-VMEbus interface
VMEbus-to-local-bus interface
VMEchip2 DMAC
data transfer size, VMEchip2 DMAC
data transfers, DMA (VMEchip2 ASIC)
data transfers, VMEbus 2-43,
DCE connections (serial ports)
debugging packages
C-1
decimal number, symbol for
decoders
programmable
2-4
VMEchip2
2-26
devices, normal address range
DFAIR bit
2-14
differences from previous boards
direct mode
DMAC
2-51
PCCchip2 ASIC
3-7
http://www.motorola.com/computer/literature
2-52
1-2
B-1
3-11
4-5
2-36
2-4
2-9
2-11
2-11
2-52
2-44
B-1
xxiii
1-20
A-1
DMA
and serial interface
1-14
transfers, no-address-increment
DMA Controller (DMAC), VMEchip2 ASIC
2-10,
2-51
DMAC
command packets
2-52
interrupter, VMEbus
LTO error
1-58
offboard error
1-58
parity error
1-57
TEA, cause unidentified
VMEbus error
1-57
VMEbus requester
2-13
DMAC registers (VMEchip2 ASIC)
DMAC byte counter
DMAC Control register 1 (bits 0-7)
DMAC Control register 2 (bits 0-7)
DMAC Control register 2 (bits 8-15)
2-57
DMAC local bus address counter
DMAC Status register
DMAC VMEbus address counter
Local-Bus-to-VMEbus Requester
Control register
MPU Status and DMA Interrupt Count
register
2-62
PROM Decoder, SRAM and DMA
Control register
table address counter
VMEbus Interrupter Control register
2-61
VMEbus Interrupter Vector register
double bit error
4-6
DRAM
map decoder
1-11
specifications
1-3
DS1210S device
1-10
DTACK* signal (VMEchip2 ASIC)
DTE connections (serial ports)
dump, performing
3-3
DWB bit (VMEchip2 LCSR)
2-12
2-19
1-59
2-60
2-55
2-58
2-59
2-63
2-60
2-54
2-53
2-60
2-62
2-9
B-1
2-8
IN-3
I
N
D
E
X

Advertisement

Table of Contents
loading

Table of Contents