Scc Error Status And Interrupt Control Registers; Scc Error Status Register - Motorola MVME1X7P Programmer's Reference Manual

SCC Error Status and Interrupt Control Registers

This section provides addresses and bit level descriptions of the SCC
interrupt control registers and status registers.

SCC Error Status Register

ADR/SIZ
BIT 31
NAME
OPER
RESET 0
SCLR
LTO,EXT,
PRTY,RTRY error condition encountered by the SCC while performing
http://www.motorola.com/computer/literature
$FFF4201C (8 bits)
30 29 28
RTRY
R
0 0 0 PL
Writing a 1 to this bit clears bits 25 through 28 (LTO,
EXT, PRTY, and RTRY). Reading this bit always yields
0.
These bits indicate the status of the last Local Bus
DMA accesses to the Local Bus. A Local Bus error
condition is flagged by the assertion of TEA*. When the
SCC receives TEA* if the source of the error is local-
time-out, then LTO is set and EXT, PRTY, and RTRY are
cleared. If the source of the TEA* is due to an error in
going to the VMEbus, then EXT is set and the other three
status bits are cleared. If the source of the error is DRAM
parity check error, then PRTY is set and the other three
status bits are cleared. If the source of the TEA* is
because a retry was needed, then RTRY is set and the
other three status bits are cleared. If the source of the error
is none of the above conditions, then all four bits are
cleared. Writing a 1 to bit 24 (SCLR) also clears all four
bits.
Programming Model
27 26 25
PRTY EXT LTO
R R R
0 PL 0 PL 0 PL
3
24
SCLR
W/R-0
0
3-27