Figure 6-7: Motorola Mc68K #2 Interface Timing - Epson S1D13706 Technical Manual

Embedded memory lcd controller

Hide thumbs Also See for S1D13706:

Table of Contents

6.2.6 Motorola MC68K #2 Interface Timing (e.g. MC68030)

M/R#, SIZ[1:0]

D[31:16](write)

D[31:16](read)

X31B-A-001-08

Figure 6-7: Motorola MC68K #2 Interface Timing

For information on the implementation of the Motorola 68K #2 Host Bus Interface, see

Interfacing To The Motorola MC68030 Microprocessor, document number

X31B-G-013-xx.

Epson Research and Development

Vancouver Design Center

Hardware Functional Specification

Issue Date: 01/11/13

Table of Contents