Lcd Power Sequencing - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

6 LCD Power Sequencing

Note
Programming Notes and Examples
Issue Date: 01/02/23
The S1D13706 requires LCD power sequencing (the process of powering-on and
powering-off the LCD panel). LCD power sequencing allows the LCD bias voltage to
discharge prior to shutting down the LCD signals, preventing long term damage to the panel
and avoiding unsightly "lines" at power-on/power-off.
Proper LCD power sequencing for power-off requires a delay from the time the LCD power
is disabled to the time the LCD signals are shut down. Power-on requires the LCD signals
to be active prior to applying power to the LCD. This time interval depends on the LCD
bias power supply design. For example, the LCD bias power supply on the S5U13706
Evaluation board requires 0.5 seconds to fully discharge. Other power supply designs may
vary.
This section assumes the LCD bias power is controlled through GPO. The S1D13706 GPIO
pins are multi-use pins and may not be available in all system designs. For further infor-
mation on the availability of GPIO pins, see the S1D13706 Hardware Functional Specifi-
cation, document number X31B-A-001-xx.
This section discusses LCD power sequencing for passive and TFT (non-HR-TFT/D-
TFD) panels only. For further information on LCD power sequencing the HR-TFT, see
Connecting to the Sharp HR-TFT Panels, document number X31B-G-011-xx. For fur-
ther information on LCD power sequencing the D-TFD, see Connecting to the Epson D-
TFD Panels, document number X31B-G-012-xx.
Page 29
S1D13706
X31B-G-003-03

Advertisement

Table of Contents
loading

Table of Contents