S1D13706 Host Bus Interface; Host Bus Interface Pin Mapping - Epson S1D13706 Technical Manual

Embedded memory lcd controller

Hide thumbs Also See for S1D13706:

Table of Contents

Epson Research and Development

Vancouver Design Center

3 S1D13706 Host Bus Interface

Interfacing to the Intel StrongARM SA-1110 Microprocessor

Issue Date: 02/06/26

The S1D13706 directly supports multiple processors. The S1D13706 implements a 16-bit

Generic #2 Host Bus Interface which is most suitable for direct connection to the

The Generic #2 Host Bus Interface is selected by the S1D13706 on the rising edge of

RESET#. After releasing reset the bus interface signals assume their selected configuration.

For details on S1D13706 configuration, see Section 4.2, "S1D13706 Hardware Configu-

ration" on page 14.

The following table shows the functions of each Host Bus Interface signal.

Table 3-1: Host Bus Interface Pin Mapping

S1D13706 Pin Name

system RESET

X31B-G-019-02

Table of Contents