Level Shift And Clamp Circuit For Vertical Logic Control Signals - Epson S1D13706 Technical Manual

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

2.5 Level Shift and Clamp Circuit for Vertical Logic Control Signals

FR
C1
220p 50V
R1
100
YSCL
YSCLD
220p 50V
C2
XINH
DY
Connecting to the Epson D-TFD Panels
Issue Date: 01/02/23
The vertical system power supplies are swung between positive and negative values.
However, the vertical control signals from the S1D13706 are between GND and VCC.
Signals going to the panel must be level shifted to the swinging power supply levels. The
transition from high to low, and low to high for these control signals must take place at the
same time that the swing power supply switches states. Figure 2-6: "Logic for Vertical
Control Signals" shows the circuitry required for the vertical control signals. The control
signals on the left are outputs from the S1D13706 and the derived control signals on the
right are connected to the LCD panel.
220p 50V
U1B
VCCY
6
TC7W04FU
V5Y
U1A
VCCY
1
7
R2
100
TC7W04FU
V5Y
220p 50V
R3
C3
100
D1
R4
1SS388
100
Figure 2-6: Logic for Vertical Control Signals
R9
4.7K
C4
U1B
VCCY
4
R8
5
100
74AC32/SO
V5Y
V5Y
2
D3
1SS355
R6
D2
4.7K
1SS355
U1A
VCCY
1
2
74AC32/SO
VCCY
V5Y
R5
2.7K
6
R7
4.7K
U1C
VCCY
9
8
10
74AC32/SO
V5Y
3
Page 13
L_FR
L_YSCL
L_XINH
L_DY
S1D13706
X31B-G-012-03

Advertisement

Table of Contents
loading

Table of Contents