Epson S1D13706 Technical Manual page 239

Embedded memory lcd controller
Hide thumbs Also See for S1D13706:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center
void seSetMainWinAsActiveSurface(void)
void seSetSubWinAsActiveSurface(void)
Description:
Parameters:
Return Value:
void sePwmEnable(int Enable)
Description:
Parameters:
Return Value:
void seCvEnable(int Enable)
Description:
Parameters:
Return Value:
void sePwmControl(CLOCKSELECT ClkSource, int ClkDivide, int DutyCycle)
Description:
Parameters:
Return Value:
void seCvControl(CLOCKSELECT ClkSource, int ClkDivide, int BurstLength)
Description:
Parameters:
Return Value:
Programming Notes and Examples
Issue Date: 01/02/23
These functions set the active surface to the display indicated in the function name.
Before calling one of these surface selection routines, that surface must have been allo-
cated using any of the surface allocation functions.
None.
None.
This function enables or disables the Pulse Width Modulation (PWM) clock circuitry.
Enable
Set to TRUE or FALSE to enable or disable PWM.
None.
This function enables or disables the Contrast Voltage (CV) pulse circuitry.
Enable
Set to TRUE or FALSE to enable or disable CV.
None.
This function sets up the Pulse Width Modulation (PWM) clock configuration registers.
ClkSource
The clock source for PWM; set to either CLKI or CLKI2.
ClkDivide
The clock source is divided by 2^ClkDivide. Legal values for ClkDivide
are from 0 to 12 (decimal). For example, if ClkDivide
is 3, the clock source is divided by 2^3=8.
DutyCycle
The PWM clock duty cycle; values can be from 0 to 255. A value of 0
makes the PWM output always low, and a value of 255 makes the PWM
output high for 255 out of 256 clock periods.
None.
This function sets up the Contrast Voltage (CV) pulse configuration registers.
ClkSource
The clock source for CV; set to either CLKI or CLKI2.
ClkDivide
The clock source is divided by 2^ClkDivide. Legal values for ClkDivide
are from 0 to 12 (decimal). For example, if ClkDivide
is 3, the clock source is divided by 2^3=8.
BurstLength
The number of pulses generated in a single CV pulse burst. Legal
values are from 1 to 256.
None.
Page 79
S1D13706
X31B-G-003-03

Advertisement

Table of Contents
loading

Table of Contents