Reset - Texas Instruments TMS320C6722 User Manual

TMS320C6727, TMS320C6726, TMS320C6722
Floating-Point Digital Signal Processors
SPRS268E – MAY 2005 – REVISED JANUARY 2007

4.8 Reset

A hardware reset (RESET) is required to place the DSP into a known good state out of power-up. The
RESET signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core
and I/O voltages have reached their proper operating conditions. As a best practice, RESET should be
held low during power-up. Prior to deasserting RESET (low-to-high transition), the core and I/O voltages
should be at their proper operating conditions.
4.8.1 Reset Electrical Data/Timing
Table 4-1 assumes testing over recommended operating conditions.
NO.
1 t
w(RSTL)
2 t
su(BPV-RSTH)
3 t
h(RSTH-BPV)
38 Peripheral and Electrical Specifications
Table 4-1. Reset Timing Requirements
Pulse width, RESET low
Setup time, boot pins valid before RESET high
Hold time, boot pins valid after RESET high
www.ti.com
MIN MAX UNIT
100 ns
20 ns
20 ns
Submit Documentation Feedback