Sign In
Upload
Manuals
Brands
Texas Instruments Manuals
Signal Processors
MSP50C614
Texas Instruments MSP50C614 Manuals
Manuals and User Guides for Texas Instruments MSP50C614. We have
1
Texas Instruments MSP50C614 manual available for free PDF download: User Manual
Texas Instruments MSP50C614 User Manual (414 pages)
Mixed-Signal Processor
Brand:
Texas Instruments
| Category:
Signal Processors
| Size: 1.86 MB
Table of Contents
Table of Contents
7
Read this First
3
Introduction to the MSP50C614
17
Features of the C614
18
Applications
19
Development Device: MSP50P614
20
Functional Description
21
C605 and C604 (Preliminary Information)
22
MSP50C605 and MSP50C604
22
Functional Block Diagram for the C614
23
Oscillator and PLL Connection
24
RESET Circuit
25
Signal and Pad Descriptions for the C614
26
Terminal Assignments and Signal Descriptions
26
MSP50C614 100-Pin PJM Plastic Package Pinout Description
27
MSP50C614 100 Pin PJM Plastic Package Pinout
28
Pin Grid Array Package for the Development Device, P614
29
2 MSP50C614 Architecture
31
Architecture Overview
32
MSP50C614 Core Processor Block Diagram
33
Computational Unit Block Diagram
34
Computation Unit
35
Multiplier
35
Signed and Unsigned Integer Representation
35
Arithmetic Logic Unit
37
Overview of the Multiplier Unit Operation
37
Overview of the Arithmetic Logic Unit
39
Overview of the Arithmetic Logic Unit
40
Data Memory Address Unit
41
RAM Configuration
42
Data Memory Addressing Modes
43
Interrupt Service Branch
44
Program Counter Unit
44
Bit Logic Unit
44
Memory Organization: RAM and ROM
45
Memory Map
45
C614 Memory Map (Not Drawn to Scale)
46
Peripheral Communications (Ports)
46
Summary of C614'S Peripheral Communications Ports
47
ROM Locations that Hold Interrupt Vectors
48
ROM Code Security
49
Macro Call Vectors
52
Interrupt Logic
52
Interrupt Initialization Sequence
55
Timer Registers
56
Writing to the TIM Register
57
Clock Control
59
Oscillator Options
59
PLL Performance
59
Clock Speed Control Register
60
RTO Oscillator Trim Adjustment
62
Execution Timing
63
Instruction Execution and Timing
64
Reduced Power Modes
64
Programmable Bits Needed to Control Reduced Power Modes
67
Status of Circuitry When in Reduced Power Modes
68
Idle State Clock Control Bit
68
How to Wake-Up from Reduced Power Modes
69
Destination of Program Counter on Wake-Up under Various Conditions
70
3 Peripheral Functions
71
General-Purpose I/O Ports
72
Dedicated Input Port F
74
Dedicated Output Port G
75
Branch on D Port
76
Internal and External Interrupts
76
Digital-To-Analog Converter (DAC)
78
Pulse-Density Modulation Rate
78
DAC Control and Data Registers
78
PDM Clock Divider
80
Comparator
84
Relationship between Comparator/Interrupt Activity and the TIMER1 Control
85
Interrupt/General Control Register
87
Hardware Initialization States
89
State of the Status Register (17 Bit) after RESET Low-To-High
91
Assembly Language Instructions
93
Introduction
94
Data Pointer Register (DP)
94
Multiplier Register (MR)
94
Program Counter (PC)
94
Shift Value Register (SV)
94
System Registers
94
Top of Stack (TOS) Register Operation
95
Product High Register (PH)
96
Product Low Register (PL)
96
Accumulators (AC0–AC31)
96
Accumulator Pointers (AP0–AP3)
97
Indirect Register (R0–R7)
97
String Register (STR)
98
Status Register (STAT)
98
Instruction Syntax and Addressing Modes
100
MSP50P614/MSP50C614 Instruction Syntax
100
Addressing Mode Encoding
101
Addressing Modes
101
Auto Increment and Auto Decrement Modes
103
MSP50P614/MSP50C614 Addressing Modes Summary
103
Flag Addressing Field {Flagadrs} for Certain Flag Instructions (Class 8A)
104
Initial Processor State for the Examples before Execution of Instruction
105
Immediate Addressing
105
Direct Addressing
106
Indirect Addressing Syntax
107
Relative Addressing
108
Relative Flag Addressing
111
Instruction Syntax and Addressing Modes
112
Tag/Flag Bits
112
Instruction Classification
114
Symbols and Explanation
114
Classes and Opcode Definition
117
Class 1 Instruction Encoding
118
Class 1A Instruction Description
118
Class 1B Instruction Description
118
Class 2 Instruction Encoding
118
Class 3 Instruction Encoding
118
Class 4A Instruction Description
118
Class 4A Instruction Encoding
118
Class 4B Instruction Description
118
Class 4C Instruction Description
118
Class 2 Instructions: Accumulator and Constant Reference
120
Class 3 Instruction: Accumulator Reference
122
Class 4 Instructions: Address Register and Memory Reference
126
Class 4D Instruction Description
127
Class 5 Instruction Description
128
Class 5 Instructions: Memory Reference
128
Class 5 Instruction Encoding
128
Class 6A Instruction Description
130
Class 6 Instructions: Port and Memory Reference
130
Class 6A Instruction Encoding
130
Class 6B Instruction Description
131
Class 7 Instructions: Program Control
131
Class 7 Instruction Encoding and Description
132
Class 8A Instruction Encoding
133
Class 8 Instructions: Logic and Bit
133
Class 8A Instruction Description
134
Class 8B Instruction Description
134
Class 9 Instructions: Miscellaneous
134
Class 9A Instruction Description
135
Class 9A Instruction Encoding
135
Class 9B Instruction Description
135
Bit, Byte, Word and String Addressing
136
Data Memory Organization and Addressing
137
Data Memory Access
137
Data Memory Address and Data Relationship
138
Data Memory Example
139
Class 9C Instruction Description
136
Class 9D Instruction Description
136
MSP50P614/MSP50C614 Computational Modes
141
MSP50P614/MSP50C614 Computational Modes
142
Hardware Loop Instructions
145
Hardware Loops in MSP50P614/MSP50C614
146
Initial Processor State for String Instructions
147
String Instructions
147
Lookup Instructions
149
FIR Filter Structure
151
Input/Output Instructions
151
Special Filter Instructions
151
Setup and Execution of MSP50P614/MSP50C614 Filter Instructions, N+1 Taps
159
Filter Instruction and Circular Buffering for N+1 Tap Filter
160
Conditionals
161
Legend
162
Auto Increment and Decrement
165
Addressing Mode Bits and Adrs Field Description
165
Flag Addressing Syntax and Bits
165
Individual Instruction Descriptions
166
Names for CC
179
Valid Moves/Transfer in MSP50P614/MSP50C614 Instruction Set
223
Instruction Set Encoding
279
Instruction Set Summary
288
5 Code Development Tools
301
Introduction
302
Level Translator Circuit
303
Msp50C6Xx Software Development Tool
303
Requirements
304
Hardware Installation
305
Installshield Window
306
Software Installation
306
Setup Window
307
Exit Setup Dialog
308
User Information Dialog
308
Choose Destination Location Dialog
309
Select Program Folder Dialog
310
Copying Files
311
Setup Complete Dialog
312
Open Screen
313
Software Emulator
313
The Open Screen
313
Project Menu
314
Project Open Dialog
314
File Menu Options
315
Projects
315
MSP50P614/MSP50C614 Code Development Windows
316
Description of Windows
316
RAM Window
317
CPU Window
318
Program Window
319
Hardware Breakpoint Dialog
320
Inspect Dialog
321
Inspect Window
321
I/O Ports Window
322
Debugging a Program
322
Debug Menu
323
EPROM Programming Dialog
325
Trace Mode
326
Init Menu Option
327
Initializing Chip
327
Emulator Options
328
Options Menu
329
Miscellaneous Dialog
329
Windows Menu Options
330
Emulator Online Help System
330
Context Sensitive Help System
331
Known Differences, Incompatibilities, Restrictions
332
Assembler
333
Assembler DLL
333
Assembler Directives
334
Linker
338
C–– Compiler
339
Foreword
340
Variable Types
341
External References
341
C– – Directives
342
Include Files
344
Function Prototypes and Declarations
345
Initializations
345
RAM Usage
345
Variable Types
345
String Functions
345
String Functions
346
Constant Functions
347
Implementation Details
348
Comparisons
348
Division
350
Function Calls
350
Programming Example
351
Programming Example, C – with Assembly Routines
353
Beware of Stack Corruption
367
Reported Bugs with Code Development Tool
367
Applications
369
Application Circuits
370
MSP50C614/MSP50P614 Initialization Codes
372
File Init.asm
373
Texas Instruments C614 Synthesis Code
376
Memory Overlay
381
ROM Usage with Respect to Various Synthesis Algorithms
382
7 Customer Information
383
Scan Port Bond out
384
Mechanical Information
384
Die Bond-Out Coordinates
384
MSP50C614 100-Pin PJM Plastic Package Pinout Description
385
Package Information
385
Pin Grid Array (PGA) Package Leads, P614
388
Customer Information Fields in the ROM
389
Speech Development Cycle
390
Device Production Sequence
390
Ordering Information
392
New Product Release Forms
392
Msp50C605
395
A.1 Introduction
396
A.2 Features
396
A.3 Architecture
396
A.3.1 Ram
397
A.3.2 Rom
397
A.3.3 I/O Pins
397
MSP50C605 Architecture
398
MSP50C605 Memory Organization
399
MSP50C605 100-Pin PJM Package
400
MSP50C605 100-Pin PJM Plastic Package Pinout Description
401
Msp50C604
403
B.1 Introduction
404
B.2 Features
404
B.3 Architecture
404
B.3.1 Ram
405
B.3.2 Rom
405
B.3.3 I/O Pins
405
MSP50C604 Block Diagram
406
B.3.4 Slave Mode Operation
407
MSP50C604 Memory Organization and I/O Ports
408
MSP50C604 64-Pin PJM Plastic Package Pinout Description
410
MSP50C604 Slave Mode Signals
411
MSP50C604 64-Pin PJM Package
411
Advertisement
Advertisement
Related Products
Texas Instruments MSP50C6xx
Texas instruments MSP53C691
Texas Instruments MSP53C391
Texas Instruments MSP53C392
Texas Instruments MSP430FG4617
Texas Instrument MSP-FET430U38
Texas Instrument MSP430F2272TRHA
Texas Instruments MSP430F2481TPM
Texas Instruments MSP-TS430RGC64USB
Texas Instruments MSP-EU-TRF6901
Texas Instruments Categories
Motherboard
Control Unit
Microcontrollers
Computer Hardware
Calculator
More Texas Instruments Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL