Texas Instruments TMS320C6722 User Manual page 85

www.ti.com
Table 4-27. Additional
NO.
Delay from slave assertion of
17 t SPIx_ENA active to first
d(ENA_SPC)M
SPIx_CLK from master.
Max delay for slave to deassert
SPIx_ENA after final SPIx_CLK
18 t
d(SPC_ENA)M
edge to ensure master does not
begin the next transfer.
(1) These parameters are in addition to the general timings for SPI master modes
(2) P = SYSCLK2 period
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.
(4) In the case where the master SPI is ready with new data before SPIx_ENA assertion.
(5) In the case where the master SPI is ready with new data before SPIx_ENA deassertion.
Table 4-28. Additional
NO.
Delay from SPIx_SCS active to
19 t
d(SCS_SPC)M
first SPIx_CLK
Delay from final SPIx_CLK edge
20 t to master deasserting
d(SPC_SCS)M
SPIx_SCS
(1) These parameters are in addition to the general timings for SPI master modes
(2) P = SYSCLK2 period
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four master clocking modes.
(4) In the case where the master SPI is ready with new data before SPIx_SCS assertion.
(5) This delay can be increased under software control by the register bit field SPIDELAY.C2TDELAY[4:0].
(6) Except for modes when SPIDAT1.CSHOLD is enabled and there is additional data to transmit. In this case, SPIx_SCS will remain
asserted.
(7) This delay can be increased under software control by the register bit field SPIDELAY.T2CDELAY[4:0].
Submit Documentation Feedback
(1)
SPI Master Timings, 4-Pin Enable Option
Polarity = 0, Phase = 0,
to SPIx_CLK rising
Polarity = 0, Phase = 1,
to SPIx_CLK rising
Polarity = 1, Phase = 0,
(4)
to SPIx_CLK falling
Polarity = 1, Phase = 1,
to SPIx_CLK falling
Polarity = 0, Phase = 0,
from SPIx_CLK falling
Polarity = 0, Phase = 1,
from SPIx_CLK falling
Polarity = 1, Phase = 0,
(5)
from SPIx_CLK rising
Polarity = 1, Phase = 1,
from SPIx_CLK rising
(1)
SPI Master Timings, 4-Pin Chip Select Option
Polarity = 0, Phase = 0,
to SPIx_CLK rising
Polarity = 0, Phase = 1,
to SPIx_CLK rising
(4) (5)
Polarity = 1, Phase = 0,
to SPIx_CLK falling
Polarity = 1, Phase = 1,
to SPIx_CLK falling
Polarity = 0, Phase = 0,
from SPIx_CLK falling
Polarity = 0, Phase = 1,
from SPIx_CLK falling
Polarity = 1, Phase = 0,
(6) (7)
from SPIx_CLK rising
Polarity = 1, Phase = 1,
from SPIx_CLK rising
TMS320C6727, TMS320C6726, TMS320C6722
Floating-Point Digital Signal Processors
SPRS268E – MAY 2005 – REVISED JANUARY 2007
MIN
(Table 4-25).
0.5t
c(SPC)M
0.5t
c(SPC)M
(Table 4-25).
Peripheral and Electrical Specifications
(2) (3)
MAX UNIT
3P + 15
0.5t + 3P + 15
c(SPC)M
ns
3P + 15
0.5t + 3P + 15
c(SPC)M
0.5t
c(SPC)M
0
ns
0.5t
c(SPC)M
0
(2) (3)
MIN MAX UNIT
2P – 10
+ 2P – 10
ns
2P – 10
+ 2P – 10
0.5t
c(SPC)M
0
ns
0.5t
c(SPC)M
0
85