Texas Instruments TMS320C6722 User Manual page 48

TMS320C6727, TMS320C6726, TMS320C6722
Floating-Point Digital Signal Processors
SPRS268E – MAY 2005 – REVISED JANUARY 2007
4.11.2 EMIF Peripheral Registers Description(s)
Table 4-4 is a list of the EMIF registers. For more information about these registers, see the
TMS320C672x DSP External Memory Interface (EMIF) User's Guide (literature number SPRU711).
BYTE ADDRESS
0xF000 0004 AWCCR
0xF000 0008 SDCR
0xF000 000C SDRCR
0xF000 0010 A1CR
0xF000 0020 SDTIMR
0xF000 003C SDSRETR
0xF000 0040 EIRR
0xF000 0044 EIMR
0xF000 0048 EIMSR
0xF000 004C EIMCR
0xF000 0060 NANDFCR
0xF000 0064 NANDFSR
0xF000 0070 NANDF1ECC
48 Peripheral and Electrical Specifications
Table 4-4. EMIF Registers
REGISTER NAME
Asynchronous Wait Cycle Configuration Register
SDRAM Configuration Register
SDRAM Refresh Control Register
Asynchronous 1 Configuration Register
SDRAM Timing Register
SDRAM Self Refresh Exit Timing Register
EMIF Interrupt Raw Register
EMIF Interrupt Mask Register
EMIF Interrupt Mask Set Register
EMIF Interrupt Mask Clear Register
NAND Flash Control Register
NAND Flash Status Register
NAND Flash 1 ECC Register
DESCRIPTION
Submit Documentation Feedback
www.ti.com