Sram Space Base Address Register - Motorola MVME162FX Programmer's Reference Manual

Embedded controller
Table of Contents

Advertisement

Programming Model

SRAM Space Base Address Register

ADR/SIZ
$FFF42020 16 bits)
BIT
15-1
0
3
B31-B17
NAME
OPER
R/W
R
RESET
$FFE0 PL
B31-B17
B31 - B17 are compared to local bus address signals
A31 - A17 for memory reference cycles. If they
compare, an SRAM cycle is initiated. Note that the
same linkage that exists between the DRAM Base
and Size Registers also exists for the SRAM decode
logic. Refer to DRAM Space Base Address Register
above.
3-27

Advertisement

Table of Contents
loading

Table of Contents