Table of Contents
Advertisement
Board Description and Memory Maps
1
1-2
(IP) interfaces with DMA, SCSI bus interface with DMA, VMEbus
controller, and 512KB of SRAM with battery backup. A ÒNo
VMEbusÓ option is also available.
The I/O on the MVME162FX is connected to the VMEbus P2
connector. The main board is connected through a P2 transition
board and cables to the transition boards. The MVME162FX
supports the transition boards MVME712-12, MVME712-13,
MVME712M, MVME712A, MVME712AM, and MVME712B
(referred to in this manual as MVME712x, unless separately
specified). The MVME712x transition boards provide configuration
headers and industry-standard connectors for I/O devices.
The I/O connection for the serial ports on the MVME162FX is also
implemented with two DB-25 front panel I/O connectors. The
MVME712 series transition boards were designed to support the
MVME167 boards, but can be used on the MVME162FX if you take
some special precautions. (For more information, refer to the
section on the Serial Communications Interface in the MVME162FX
Embedded Controller Installation and Use manual.) These transition
boards provide configuration headers, serial port drivers and
industry standard connectors for the I/O devices.
The VMEbus interface is provided by an ASIC called the
VMEchip2. The VMEchip2 includes two tick timers, a watchdog
timer, programmable map decoders for the master and slave
interfaces, and a VMEbus to/from local bus DMA controller, a
VMEbus to/from local bus non-DMA programmed access
interface, a VMEbus interrupter, a VMEbus system controller, a
VMEbus interrupt handler, and a VMEbus requester.
Processor-to-VMEbus transfers can be D8, D16, or D32. VMEchip2
DMA transfers to the VMEbus, however, can be D16, D32,
D16/BLT, D32/BLT, or D64/MBLT.
The MC2 chip ASIC provides four tick timers, the interface to the
LAN chip, SCSI chip, serial port chip, BBRAM, the programmable
interface for the DRAM and/or SRAM mezzanine board, and Flash
write enable signal.
Advertisement
Table of Contents
