External Wait Function; Relationship Between Programmable Wait And External Wait - NEC V850E/RS1 User Manual

5.5.2 External wait function

To synchronize an extremely slow external device, I/O, or asynchronous system, any number of wait
states can be inserted in the bus cycle by using the external wait pin (WAIT).
Access to each area of the internal ROM, internal RAM, and on-chip peripheral I/O is not subject to
control by the external wait function, in the same manner as the programmable wait function.
The WAIT signal can be input asynchronously to CLKOUT, and is sampled at the falling edge of the
clock in the T2 and TW states of the bus cycle in the multiplexed bus mode. In the separate bus mode,
it is sampled at the rising edge of the clock immediately after the T1 and TW states of the bus cycle. If
the setup/hold time of the sampling timing is not satisfied, a wait state is inserted in the next state, or
not inserted at all.

5.5.3 Relationship between programmable wait and external wait

Wait cycles are inserted as the result of an OR operation between the wait cycles specified by the set
value of the programmable wait and the wait cycles controlled by the WAIT pin. In other words, the
number of wait cycles is determined by the side with the greatest number of cycles.
For example, if the timing of the programmable wait and the WAIT pin signal is as illustrated below,
three wait states will be inserted in the bus cycle.
Remark:
220
Downloaded from Elcodis.com electronic components distributor
Chapter 5 Bus Control Function
Programmable wait
Wait by WAIT pin
Figure 5-5: Example of Inserting Wait States in Separate Bus Mode
T1
CLKOUT
WAIT pin
Wait via WAIT pin
Programmable wait
Wait control
The circles indicate the sampling timing.
T2 TW
User's Manual U16702EE3V2UD00
Wait control
TW TW T3