NEC V850E/RS1 User Manual page 98

Address
FFFFF5A3H
FFFFF5A4H
FFFFF5A5H
FFFFF5A6H
FFFFF5A8H
FFFFF5AAH
FFFFF5B0H
FFFFF5B1H
FFFFF5B2H
FFFFF5B3H
FFFFF5B4H
FFFFF5B5H
FFFFF5B6H
FFFFF5B8H
FFFFF5BAH
FFFFF5C0H
FFFFF5C1H
FFFFF5C2H
FFFFF5C3H
FFFFF5C4H
FFFFF5C5H
FFFFF5C6H
FFFFF5C8H
FFFFF5CAH
FFFFF610H
FFFFF611H
FFFFF612H
FFFFF613H
FFFFF614H
FFFFF615H
FFFFF616H
FFFFF618H
FFFFF61AH
FFFFF61CH
FFFFF61EH
FFFFF690H
FFFFF694H
FFFFF6C0H
FFFFF6C1H
FFFFF6D0H
98
Downloaded from Elcodis.com electronic components distributor
Chapter 3 CPU Function
Table 3-4: Peripheral I/O Registers (6/12)
Description
TMP1 timer-specific I/O control register 1
TMP1 timer-specific I/O control register 2
TMP1 timer option register
TMP1 capture/compare register 0
TMP1 capture/compare register 1
TMP1 count register
TMP2 timer control register 0
TMP2 timer control register 1
TMP2 timer-specific I/O control register 0
TMP2 timer-specific I/O control register 1
TMP2 timer-specific I/O control register 2
TMP2 timer option register
TMP2 capture/compare register 0
TMP2 capture/compare register 1
TMP2 count register
TMP3 timer control register 0
TMP3 timer control register 1
TMP3 timer-specific I/O control register 0
TMP3 timer-specific I/O control register 1
TMP3 timer-specific I/O control register 2
TMP3 timer option register
TMP3 capture/compare register 0
TMP3 capture/compare register 1
TMP3 count register
TMQ1 timer control register 0
TMQ1 timer control register 1
TMQ1 timer-specific I/O control register 0
TMQ1 timer-specific I/O control register 1
TMQ1 timer-specific I/O control register 2
TMQ1 timer option register
TMQ1 capture/compare register 0
TMQ1 capture/compare register 1
TMQ1 capture/compare register 2
TMQ1 capture/compare register 3
TMQ1 timer read buffer register
TMM0 timer control register 0
TMM0 compare register 0
Oscillation stabilization time selection
register
PLL lockup time specification register
Watchdog timer mode register 2
User's Manual U16702EE3V2UD00
Manipulatable bits
Symbol R/W
1-bit 8-bit
×
TP1IOC1 R/W
×
TP1IOC2 R/W
×
TP1OPT0 R/W
TP1CCR0 R/W
TP1CCR1 R/W
TP1CNT R/W
×
TP2CTL0 R/W
×
TP2CTL1 R/W
×
TP2IOC0 R/W
×
TP2IOC1 R/W
×
TP2IOC2 R/W
×
TP2OPT0 R/W
TP2CCR0 R/W
TP2CCR1 R/W
TP2CNT R
×
TP3CTL0 R/W
×
TP3CTL1 R/W
×
TP3IOC0 R/W
×
TP3IOC1 R/W
×
TP3IOC2 R/W
×
TP3OPT0 R/W
TP3CCR0 R/W
TP3CCR1 R/W
TP3CNT R
×
TQ1CTL0 R/W
×
TQ1CTL1 R/W
×
TQ1IOC0 R/W
×
TQ1IOC1 R/W
×
TQ1IOC2 R/W
×
TQ1OPT0 R/W
TQ1CCR0 R/W
TQ1CCR1 R/W
TQ1CCR2 R/W
TQ1CCR3 R/W
TQ1CNT R
×
TM0CTL0 R/W
TM0CMP0 R/W
OSTS R/W
PLLS R/W
WDTM2 R/W
Default
value
16-bit
×
00H
×
00H
×
00H
×
0000H
×
0000H
×
0000H
×
00H
×
00H
×
00H
×
00H
×
00H
×
00H
×
0000H
×
0000H
×
0000H
×
00H
×
00H
×
00H
×
00H
×
00H
×
00H
×
0000H
×
0000H
×
0000H
×
00H
×
00H
×
00H
×
00H
×
00H
×
00H
×
0000H
×
0000H
×
0000H
×
0000H
×
0000H
×
00H
×
0000H
×
03H
×
03H
×
67H