Table 16-14: Error Counter - NEC V850E/RS1 User Manual

32-/16-bit single-chip microcontroller with can interface
Table of Contents

Advertisement

(b) Error counter
The error counter counts up when an error has occurred, and counts down upon successful trans-
mission and reception. The error counter is updated during the first bit of the error delimiter.
Receiving node detects an error (except bit error in the
active error flag or overload flag).
Receiving node detects dominant level following error flag
of error frame.
Transmitting node transmits an error flag.
[As exceptions, the error counter does not change in the
following cases.]
<1>ACK error is detected in error passive state and domi-
nant level is not detected while the passive error flag is
being output.
<2>A stuff error is detected in an arbitration field that
transmitted a recessive level as a stuff bit, but a dominant
level is detected.
Bit error detection while active error flag or overload flag is
being output (error-active transmitting node)
Bit error detection while active error flag or overload flag is
being output (error-active receiving node)
When the node detects 14 consecutive dominant-level bits
from the beginning of the active error flag or overload flag,
and then subsequently detects 8 consecutive dominant-
level bits.
When the node detects 8 consecutive dominant levels
after a passive error flag
When the transmitting node has completed transmission
without error (±0 if error counter = 0)
When the receiving node has completed reception without
error
(c) Occurrence of bit error in intermission
An overload frame is generated.
Caution:
Downloaded from
Elcodis.com
electronic components distributor
Chapter 16 FCAN Controller

Table 16-14: Error Counter

State
If an error occurs, it is controlled according to the contents of the transmission error
counter and reception error counter before the error occurred. The value of the error
counter is incremented after the error flag has been output.
User's Manual U16702EE3V2UD00
Transmission
Error Counter
(TEC7 to TEC0)
(REC6 to REC0)
No change
+1 (REPS bit = 0)
No change
+8 (REPS bit = 0)
+8
No change
+8
No change
No change
+8 (REPS bit = 0)
+8 (transmitting)
+8 (receiving, REPS bit = 0)
–1
No change
–1 (1 ≤ REC6 to REC0 ≤
127, REPS bit = 0)
±0 (REC6 to REC0 = 0,
No change
REPS bit = 0)
Any value of 119 to 127 is
set (REPS bit = 1)
Reception
Error Counter
543

Advertisement

Table of Contents
loading

Table of Contents