Configuration; Table 9-1: Configuration Of Tmm - NEC V850E/RS1 User Manual

32-/16-bit single-chip microcontroller with can interface
Table of Contents

Advertisement

9.2 Configuration

TMM0 includes the following hardware.
Remark:
(1)
TMM0 compare register 0 (TM0CMP0)
The TM0CMP0 register is a 16-bit compare register.
This register can be read or written in 16-bit units.
RESET input clears this register to 0000H.
The same value can always be written to the TM0CMP0 register by software.
Rewriting the TM0CMP0 register is prohibited when the TM0CE bit = 1.
TM0CMP0
356
Downloaded from
Elcodis.com
electronic components distributor
Chapter 9 16-Bit Interval Timer M

Table 9-1: Configuration of TMM

Item
Timer register
16-bit counter
Register
TMM0 compare register 0 (TM0CMP0)
Control register
TMM0 timer control register (TM0CTL0)
Figure 9-1: Block Diagram of TMM0
TM0CTL0
TM0CE TM0CKS2 TM0CKS1TM0CKS0
f
XX
f
/2
XX
f
/4
XX
f
/64
XX
f
/512
XX
f
/32
XX
f
/8
XX
f
RING
f
: Internal system clock frequency
XX
f
: Ring-OSC clock frequency
R
Figure 9-2: TMM0 Compare Register 0 (TMnCMP0) Format
15
14
13
12
11
10
9
User's Manual U16702EE3V2UD00
Configuration
Internal bus
TM0CMP0
Match
Controller
16-bit counter
8
7
6
5
4
3
INTTM0EQ0
Clear
2
1
0
Address
R/W
FFFF F694H R/W 0000H
Initial
value

Advertisement

Table of Contents
loading

Table of Contents