Table of Contents
Advertisement
M30245 Group
2.9.6 Operation of A/D Converter (in repeat sweep mode 0)
In repeat sweep 0 mode, choose functions from those listed in Table 2.9.6. Operations of the circled items
are described below. Figure 2.9.12 shows timing chart, and Figure 2.9.13 shows the set-up procedure.
Table 2.9.6. Choosed functions
I t e m
Operation clock
R e s o l u t i o n
Analog input pin
Operation
(1) Setting the A/D conversion start flag to "1" causes the A/D converter to start the conversion on
voltage input to the AN
(2) After the A/D conversion of voltage input to the AN
successive comparison register (conversion result) is transmitted to AD register 0.
(3) The A/D converter converts all pins selected by the user. The conversion result is transmitted
to AD register i corresponding to each pin every time A/D conversion on the pin is completed.
The A/D conversion interrupt request bit does not go to "1".
(4) The A/D converter continues operating until the A/D conversion start flag is set to "0" by
software.
( 1 ) S t a r t A / D c o n v e r s i o n
φA D
S e t t o " 1 " b y s o f t w a r e .
A / D
" 1 "
c o n v e r s i o n
s t a r t f l a g
" 0 "
A D r e g i s t e r 0
A D r e g i s t e r 1
A D r e g i s t e r i
N o t e : W h e n
Figure 2.9.12. Operation timing of repeat sweep 0 mode
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Set-up
Divided-by-4 f
AD
O
by-3 f
/ divided-by-2 f
AD
/ f
AD
O
8 - b i t / 1 0 - b i t
AN
and AN
0
O
to AN
(4 pins) / AN
3
(6 pins) / AN
pin.
0
8 - b i t r e s o l u t i o n : 2 8
φA D
c y c l e s
φA D
1 0 - b i t r e s o l u t i o n : 3 3
c y c l e s
φA D
f r e q u e n c y i s l e s s t h a n 1 M H
C o n v e r s i o n r a t e p e r a n a l o g i n p u t p i n i s 4 9
page 226 of 354
Item
/ divided-
AD
Trigger for starting
AD
A/D conversion
S a m p l e & H o l d
(2 pins) / AN
1
0
to AN
0
5
to AN
(8 pins)
0
7
0
(2) AN1 conversion begins after AN0
conversion is complete
8 - b i t r e s o l u t i o n : 2 8
φA D
c y c l e s
1 0 - b i t r e s o l u t i o n : 3 3
φA D
c y c l e s
Result
, s a m p l e a n d h o l d f u n c t i o n c a n n o t b e s e l e c t e d .
Z
φA D
c y c l e s f o r 8 - b i t r e s o l u t i o n a n d 5 9
2. A/D Converter
S e t - u p
O
Software trigger
T r i g g e r b y A D
N o t a c t i v a t e d
O
Activated
pin is completed, the content of the
( 4 )
(3) Consecutive conversion
C l e a r e d t o " 0 " b y s o f t w a r e
Result
R e s u l t
φA D
c y c l e s f o r 1 0 - b i t r e s o l u t i o n .
T R G
A/D conversion
is complete
Advertisement
Table of Contents
