Table of Contents
Advertisement
M30245 Group
Frequency Multiplier
f
is generated via the Frequency Synthesizer Mul-tiply register (FSM: address 03DD
VCO
Frequency Multiply register is set to 255, multiplication is disabled and f
should be set so that f
synthesizer multiply register is set.
f
= f
X 2(n+1) n: FSM value
VCO
PIN
Table 2.7.2. Example of Setting the Frequency Multiply Register (FSM)
f
PIN
1 MH
Z
2 MH
Z
4 MH
Z
6 MH
Z
8 MH
Z
12 MH
Z
Frequency Divider
Clock f
is a divided down version of f
SYN
register (FSD). When the frequency synthesizer divider register is set to 255, division is disabled and
f
= f
. Table 2.7.3 shows some examples of how the frequency synthesizer division register is
SYN
VCO
set.
f
= f
/ 2(m+1) m: FSD value
SYN
VCO
Note 1: Set f
SYN
Table 2.7.3. Example of Setting the frequency synthesizer divide register (FSD)
f
VCO
48 MH
Z
Note 1: f
=f
SYN
VCO
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
becomes 48MHz. Table 2.7.2 shows some examples of how the frequency
VCO
FSM Value
Dec (Hex)
23 (17
)
16
11 (0B
)
16
5 (05
)
16
3 (03
)
16
2 (02
)
16
1 (01
)
16
to 12MHz or lower.
FSD Value
Dec (Hex)
1 (01
)
16
2 (02
)
16
2 (02
)
16
3 (03
)
16
127 (7F
)
16
/(m+1) when FSCCR4=1 and m=2.
page 125 of 354
f
VCO
48 MH
Z
48 MH
Z
48 MH
Z
48 MH
Z
48 MH
Z
48 MH
Z
. f
is generated via the frequency synthesizer divide
VCO
SYN
f
SYN
12.00 MH
8.00 MH
16.00 MH
(Note 1)
Z
6.00 MH
187.50 kH
2. Frequency synthesizer (PLL)
16
= f
. The value of n
VCO
PIN
Z
Z
Z
Z
). When the
Advertisement
Table of Contents
