Table of Contents
Advertisement
M30245 Group
Example of wiring
Example of operation
Transfer clock
"H"
Port
"L"
"1"
Receive enable
"0"
bit (RE)
"1"
Transmit
enable bit (TE)
"0"
"1"
Transmit buffer
empty flag (Tl)
"0"
CLKi
RxDi
"1"
Receive complete
flag (Rl)
"0"
"1"
Receive interrupt
request bit (IR)
"0"
Shown in ( ) are bit symbols.
The above timing applies to the following settings:
• Internal clock is selected.
• CLK polarity select bit = "0".
Figure 2.5.11. Operation timing of reception in serial interface special function master mode, with clock delay
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Microcomputer
Port
SSi
CLKi
R
Di
X
(1) Output "L" on the transmitter side IC
(2) Reception enabled
(3) Start reception
Tc
Dummy data is set in UARTi transmit buffer register
TCLK
Transferred from UARTi transmit buffer register to UARTi transmit register
D
D
D
D
D
0
1
2
3
4
Transferred from UARTi receive register
to UARTi receive buffer register
page 99 of 354
(4) Reception is complete
(5) Read of reception data
Reception data is taken in
D
D
D
D
D
D
D
D
7
0
1
2
3
5
6
Read out from UARTi receive buffer register
Cleared to "0" when interrupt request is accepted, or cleared by software
Tc = T
= 2(n + 1) / fi
CLK
fi: frequency of BRGi count source (f
n: value set to BRGi
2. Serial Interface Special Function
Transmitter side IC
SS
CLK
ST
D
X
D
D
D
D
D
D
D
4
7
0
1
2
3
5
6
, f
, f
)
1
8
32
D
D
D
D
4
7
5
6
Advertisement
Table of Contents
