NEC 78K0/KD1 Series User Manual page 332

8-bit single-chip microcontrollers

Table of Contents

(4) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP6.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

Figure 16-5. Format of External Interrupt Rising Edge Enable Register (EGP)

Address: FF48H

After reset: 00H

Address: FF49H

After reset: 00H

Table 16-3 shows the ports corresponding to EGPn and EGNn.

Detection Enable Register

CHAPTER 16 INTERRUPT FUNCTIONS

and External Interrupt Falling Edge Enable Register (EGN)

INTPn pin valid edge selection (n = 0 to 6)

Interrupt disabled

Falling edge

Both rising and falling edges

Table 16-3. Ports Corresponding to EGPn and EGNn

Edge Detection Port

Preliminary User's Manual U16315EJ1V0UD

Interrupt Request Signal

Show Quick Links

Table of Contents