Table of Contents
Advertisement
S3F84B8_UM_REV 1.00
MSB
CMP 1 reference level select bit
000 = 0.45VDD
001 = 0.50VDD
010 = 0.55VDD
011 = 0.60VDD
100 = 0.65VDD
101 = 0.70VDD
110 = 0.75VDD
111 = 0.80VDD
NOTE: Please refer to the programming tip for proper configuration sequence.
CMP 2 reference level select bit
000 = 0.45VDD
001 = 0.50VDD
010 = 0.55VDD
011 = 0.60VDD
100 = 0.65VDD
101 = 0.70VDD
110 = 0.75VDD
111 = 0.80VDD
NOTE: Please refer to the programming tip for proper configuration sequence
CMP1 Control Register (CMP1CON)
EBH, Set1, Bank0, Reset = 02H, R/W
.7
.6
.5
CMP 1 output polarity select bit
0 = CMP1 output is not inverted
1 = CMP1 output is inverted
CMP1 enable bit
0 = Disable comparator
1 = Enable comparator
Figure 14-4
CMP2 Control Register (CMP2CON)
ECH, Set1, Bank0, Reset = 02H, R/W
MSB
.7
.6
.5
CMP 2 output polarity select bit
0 = CMP2 output is not inverted
1 = CMP2 output is inverted
CMP2 enable bit
0 = Disable comparator
1 = Enable comparator
Figure 14-5
.4
.3
.2
.1
CMP1 status bit
0 = CMP1_N > CMP1_P
1 = CMP1_N < CMP1_P
CMP1 Interrupt enable bit
0 = Disable interrupt
1 = Enable interrupt
CMP1 Control Register (CMP1CON)
.4
.3
.2
.1
CMP2 status bit
0 = CMP2_N > CMP2_P
1 = CMP2_N < CMP2_P
CMP2 Interrupt enable bit
0 = Disable interrupt
1 = Enable interrupt
CMP2 Control Register (CMP2CON)
14-5
.0
LSB
CMP 1 interrupt pending bit:
0 = No interrupt pending
(Clear pending bit when write)
1
= Interrupt is pending
.0
LSB
CMP 2 interrupt pending bit:
0 = No interrupt pending
(Clear pending bit when write)
1
= Interrupt is pending
.
14 COMPARATOR
Hide quick links:
Advertisement
Table of Contents
