Samsung S3F84B8 User Manual page 12

8-bit cmos
Hide thumbs Also See for S3F84B8:
Table of Contents

Advertisement

Figure 5-1
S3C8/S3F8 Series Interrupt Types................................................................................................... 5-2
Figure 5-2
S3F84B8 Interrupt Structure............................................................................................................. 5-3
Figure 5-3
ROM Vector Address Area ............................................................................................................... 5-4
Figure 5-4
Interrupt Function Diagram ............................................................................................................... 5-6
Figure 5-5
System Mode Register (SYM) .......................................................................................................... 5-8
Figure 5-6
Interrupt Mask Register (IMR) .......................................................................................................... 5-9
Figure 5-7
Interrupt Request Priority Groups ................................................................................................... 5-10
Figure 5-8
Interrupt Priority Register (IPR) ...................................................................................................... 5-11
Figure 5-9
Interrupt Request Register (IRQ).................................................................................................... 5-12
Figure 6-1
System Flags Register (FLAGS) ...................................................................................................... 6-5
Figure 6-2
Example of the Usage of ENTER Statement.................................................................................. 6-40
Figure 6-3
Example of the usage of EXIT statement ....................................................................................... 6-41
Figure 6-4
Fast interrupt Service Routine ........................................................................................................ 6-45
Figure 6-5
Example of the Usage of the NEXT Instruction .............................................................................. 6-59
Figure 7-1
Main Oscillator Circuit (RC Oscillator with Internal Capacitor) ......................................................... 7-1
Figure 7-2
Main Oscillator Circuit (Crystal/Ceramic Oscillator).......................................................................... 7-1
Figure 7-3
System Clock Control Register (CLKCON) ...................................................................................... 7-2
Figure 7-4
System Clock Circuit Diagram .......................................................................................................... 7-3
Figure 8-1
Low Voltage Reset Circuit ................................................................................................................ 8-2
Figure 8-2
Reset Block Diagram ........................................................................................................................ 8-3
Figure 8-3
Timing for S3F84B8 after RESET..................................................................................................... 8-3
Figure 9-1
Port 0 Control Register High Byte (P0CONH) .................................................................................. 9-3
Figure 9-2
Port 0 Control Register Low Byte (P0CONL) ................................................................................... 9-4
Figure 9-3
Port 0 Interrupt Control Register (P0INT) ......................................................................................... 9-5
Figure 9-4
Port 0 Interrupt Pending Register (P0PND)...................................................................................... 9-6
Figure 9-5
Port 1 Control Register (P1CON) ..................................................................................................... 9-8
Figure 9-6
Port 2 High-Byte Control Register (P2CONH)................................................................................ 9-10
Figure 9-7
Port 2 Low-Byte Control Register (P2CONL) ................................................................................. 9-11
Figure 10-1
Basic Timer Control Register (BTCON)........................................................................................ 10-2
Figure 10-2
Oscillation Stabilization Time on RESET...................................................................................... 10-4
Figure 10-3
Oscillation Stabilization Time on STOP Mode Release ............................................................... 10-5
Figure 11-1
Timer A Control Register (TACON) .............................................................................................. 11-4
Figure 11-2
Timer A Prescaler Register (TAPS).............................................................................................. 11-5
Figure 11-3
Timer A DATA Register (TADATA)............................................................................................... 11-5
Figure 11-4
Simplified Timer A Functional Block Diagram .............................................................................. 11-6
Figure 12-1
Timer 0 Control Register (TCCON) .............................................................................................. 12-3
Figure 12-2
Timer 0 Prescaler Register (TCPS) .............................................................................................. 12-3
Figure 12-3
Timer 0 Functional Block Diagram ............................................................................................... 12-4
Figure 12-4
Timer C Control Register (TCCON).............................................................................................. 12-6
Figure 12-5
Timer C Prescaler Register (TCPS) ............................................................................................. 12-7
Figure 12-6
Timer D Prescaler Register (TDPS) ............................................................................................. 12-7
Figure 12-7
Timer D Control Register (TDCON).............................................................................................. 12-8
Figure 12-8
Timers C and D Function Block Diagram ................................................................................... 12-10
Figure 12-9
Timer D PWM Function Block Diagram...................................................................................... 12-11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents