Motorola DSP56309 User Manual page 98

24-bit digital signal processor
Table of Contents

Advertisement

Program
$FFFFFF
Internal
Reserved
$FFF0C0
Bootstrap ROM
$FF0000
External
$006000
I-Cache
$005C00
Internal
Program
RAM 23K
$000000
Bit Settings
SC
MS
CE
0
1
1
Figure 3-4 Switched Program RAM and Instruction Cache Enabled (0, 1, 1)
MOTOROLA
$FFFFFF
$FFFF80
$FFF000
$FF0000
$001400
1K
X data RAM
$000000
Program
X Data
RAM
RAM
23K
5K
$0000Ð
$0000Ð
$5BFF
$13FF
DSP56309UM/D
X Data
$FFFFFF
Internal I/O
$FFFF80
External
$FFF000
Internal
Reserved
$FF0000
External
$001400
Internal
5K
$000000
Memory Configuration
Y Data
RAM
5K
$0000Ð
$13FF
Memory Configuration
Memory Maps
Y Data
External I/O
External
Internal
Reserved
External
Internal
Y data RAM
5K
Addressable
Cache
Memory Size
1K
16 M
$5C00Ð
$5FFF
AA0563
3-13

Advertisement

Table of Contents
loading

Table of Contents