M-Box Performance Monitors - Intel BX80571E7500 - Core 2 Duo 2.93 GHz Processor Programming Manual

Xeon processor series uncore programming guide
Table of Contents

Advertisement

I
® X
® P
7500 S
NTEL
EON
ROCESSOR
2.7.4

M-BOX Performance Monitors

MB1_CR_M_MSR_PMU_ADDR_MASK
MB1_CR_M_MSR_PMU_ADDR_MATCH
MB1_CR_M_MSR_PMU_MM_CFG
MB0_CR_M_MSR_PMU_ADDR_MASK
MB0_CR_M_MSR_PMU_ADDR_MATCH
MB0_CR_M_MSR_PMU_MM_CFG
MB1_CR_M_MSR_PMU_CNT_5
MB1_CR_M_MSR_PMU_CNT_CTL_5
MB1_CR_M_MSR_PMU_CNT_5
MB1_CR_M_MSR_PMU_CNT_CTL_4
MB1_CR_M_MSR_PMU_CNT_3
MB1_CR_M_MSR_PMU_CNT_CTL_3
MB1_CR_M_MSR_PMU_CNT_2
MB1_CR_M_MSR_PMU_CNT_CTL_2
MB1_CR_M_MSR_PMU_CNT_1
MB1_CR_M_MSR_PMU_CNT_CTL_1
MB1_CR_M_MSR_PMU_CNT_0
MB1_CR_M_MSR_PMU_CNT_CTL_0
MB1_CR_M_MSR_PMU_ZDP_CTL_FVC
MB1_CR_M_MSR_PMU_PLD
MB1_CR_M_MSR_PMU_PGT
MB1_CR_M_MSR_PMU_MSC_THR
MB1_CR_M_MSR_PMU_MAP
MB1_CR_M_MSR_PMU_ISS
MB1_CR_M_MSR_PMU_DSP
MB1_CR_M_MSR_PMU_TIMESTAMP_UNIT
MB1_CR_M_MSR_PERF_GLOBAL_OVF_CTL
MB1_CR_M_MSR_PERF_GLOBAL_STATUS
MB1_CR_M_MSR_PERF_GLOBAL_CTL
MB0_CR_M_MSR_PMU_CNT_5
MB0_CR_M_MSR_PMU_CNT_CTL_5
U
P
G
ERIES
NCORE
ROGRAMMING
UIDE
Table 2-63. M-Box Performance Monitoring MSRs
MSR Name
UNCORE PERFORMANCE MONITORING
MSR
Size
Access
Address
(bits)
RW_RW
0x0E5E
64
RW_RW
0x0E5D
64
RW_RW
0xCE5C
64
RW_RW
0x0E56
64
RW_RW
0x0E55
64
RW_RW
0x0E54
64
RW_RW
0x0CFB
64
RW_RW
0x0CFA
64
RW_RW
0x0CF9
64
RW_RW
0x0CF8
64
RW_RW
0x0CF7
64
RW_RW
0x0CF6
64
RW_RW
0x0CF5
64
RW_RW
0x0CF4
64
RW_RW
0x0CF3
64
RW_RW
0x0CF2
64
RW_RW
0x0CF1
64
RW_RW
0x0CF0
64
RW_RW
0x0CEB
32
RW_RW
0x0CEA
32
RW_RW
0x0CE9
32
RW_RW
0x0CE8
32
RW_RW
0x0CE7
32
RW_RW
0x0CE6
32
RW_RW
0x0CE5
32
RW_RW
0x0CE4
32
RW_RW
0x0CE2
32
RW_RW
0x0CE1
32
RW_RW
0x0CE0
32
RW_RW
0x0CBB
64
RW_RW
0x0CBA
64
Description
M-Box 1 PMON Addr Mask
M-Box 1 PMON Addr Match
M-Box 1 PMON Mask/Match Config
M-Box 0 PMON Addr Mask
M-Box 0 PMON Addr Match
M-Box 0 PMON Mask/Match Config
M-Box 1 PMON Counter 5
M-Box 1 PMON Control 5
M-Box 1 PMON Counter 4
M-Box 1 PMON Control 4
M-Box 1 PMON Counter 3
M-Box 1 PMON Control 3
M-Box 1 PMON Counter 2
M-Box 1 PMON Control 2
M-Box 1 PMON Counter 1
M-Box 1 PMON Control 1
M-Box 1 PMON Counter 0
M-Box 1 PMON Control 0
M-Box 1 PMON SubControl for FVC
events
M-Box 1 PMON SubControl for PLD
events
M-Box 1 PMON SubControl for PGT
events
M-Box 1 PMON SubControl for THR
events
M-Box 1 PMON SubControl for MAP
events
M-Box 1 PMON SubControl for ISS
events
M-Box 1 PMON SubControl for DSP
events
M-Box 1 PMON Timestamp
M-Box 1 PMON Global Overflow
Control
M-Box 1 PMON Global Overflow
Status
M-Box 1 PMON Global Control
M-Box 0 PMON Counter 5
M-Box 0 PMON Control 5
2-98

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xeon 7500 series

Table of Contents