Intel BX80571E7500 - Core 2 Duo 2.93 GHz Processor Programming Manual page 105

Xeon processor series uncore programming guide
Table of Contents

Advertisement

I
® X
® P
7500 S
NTEL
EON
ROCESSOR
OUTPUTQ_NE
• Title: Output Queue Not Empty
• Category: RIX
• [Bit(s)] Value: [26]0x1, Max. Inc/Cyc: 1,
• Definition: Output Queue Not Empty in this Output Port.
OUTPUTQ_OVFL
• Title: Output Queue Overflowed
• Category: RIX
• [Bit(s)] Value: [27]0x1, Max. Inc/Cyc: 1,
• Definition: Output Queue Overflowed in this Output Port.
QUE_ARB_BID
• Title: Queue ARB Bids
• Category: • Category: QLX
• [Bit(s)] Value: [3:0]0x0, Max. Inc/Cyc: 1,
• Definition: Number of Queue ARB Bids for specified messages (Number of clocks with non-zero bids
from that queue).
Extension
HOM
SNP
NDR
NCS
DRS
NCB
---
QUE_ARB_BID_FAIL
• Title: Failed Queue ARB Bids
• Category: QLX
• [Bit(s)] Value: [3:0]0x3, Max. Inc/Cyc: 1,
• Definition: Number of Queue ARB bids for input port that were rejected.
Extension
HOM
SNP
NDR
NCS
DRS
NCB
---
U
P
G
ERIES
NCORE
ROGRAMMING
UIDE
Table 2-60. Unit Masks for QUE_ARB_BID
QLX_EVENT
_CFG Bit
Values
[6:4]
b000
b001
b010
b011
b100
b101
b110-b111
Table 2-61. Unit Masks for QUE_ARB_BID_FAIL
QLX_EVENT
_CFG Bit
Values
[6:4]
b000
b001
b010
b011
b100
b101
b110-b111
UNCORE PERFORMANCE MONITORING
Description
Home Messages
Snoop Messages
Non-Data Response Messages
Non-Coherent Standard Messages
Data Response Messages
Non-Coherent Bypass Messages
(*illegal selection*)
Description
Home Messages
Snoop Messages
Non-Data Response Messages
Non-Coherent Standard Messages
Data Response Messages
Non-Coherent Bypass Messages
(*illegal selection*)
2-93

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xeon 7500 series

Table of Contents