Watchdog Timer Register - Samsung S3C2501X User Manual

32-bit risc microprocessor
Table of Contents

Advertisement

S3C2501X
14.6.5 WATCHDOG TIMER REGISTER (WDT)
To use Watchdog Timer, Watchdog Timer Register (WDT) must be set. If WDT[29] (RST) is '1' when WDT[31]
(EN) was asserted, the timeout counter in watchdog timer is cleared as '0'. Following this cycle, WDT[29] (RST)
is automatically deasserted. Watchdog Timer Timeout Value (WDTVAL) can be set as shown in Table 14-6. If
the user set two or more bits of WDTVAL, the lowest significant bit of those let the watch dog timer time out.
Register
WDT
0xF0040008
31
30 29 28
E
M
R
N
O
S
D
T
E
Table 14-5. WDT Register
Address
R/W
R/W
[17:0] Watchdog Timer Timerout Value (WDTVAL)
[29] Watchdog Timer Counter Reset (RST)
When set to '1', Watchdog Timer Counter is reset.
[30] Watchdog Timer Mode (MODE)
0 = Interrupt Mode
1 = Reset Mode
[31] Watchdog Timer Enable (EN)
0 = Disable
1 = Enable
Figure 14-7. Watchdog Timer Register (WDT)
Description

Watchdog Timer Register

18 17
Watchdog Timer Timerout Value (WDTVAL)
32-BIT TIMERS
Reset Value
0x00000000
0
14-9

Advertisement

Table of Contents
loading

Table of Contents