Assembler Syntax - Samsung S3C2501X User Manual

S3C2501X

3.11.9 ASSEMBLER SYNTAX

<LDM|STM>{cond}<FD|ED|FA|EA|IA|IB|DA|DB> Rn{!},<Rlist>{^}
where:
{cond}
Rn
<Rlist>
{!}
{^}
3.11.9.1 Addressing Mode Names
There are different assembler mnemonics for each of the addressing modes, depending on whether the
instruction is being used to support stacks or for other purposes. The equivalence between the names and the
values of the bits in the instruction are shown in the following table 3-6.
Name
Pre-Increment load
Post-Increment load
Pre-Decrement load
Post-Decrement load
Pre-Increment store
Post-Increment store
Pre-Decrement store
Post-Decrement store
FD, ED, FA, EA define pre/post indexing and the up/down bit by reference to the form of stack required. The F
and E refer to a "full" or "empty" stack, i.e. whether a pre-index has to be done (full) before storing to the stack.
The A and D refer to whether the stack is ascending or descending. If ascending, a STM will go up and LDM
down, if descending, vice-versa.
IA, IB, DA, DB allow control when LDM/STM are not being used for stacks and simply mean increment after,
increment before, decrement after, decrement before.
Two character condition mnemonic. See Table 3-2.
An expression evaluating to a valid register number
A list of registers and register ranges enclosed in {} (e.g. {R0, R2–R7, R10}).
If present requests write-back (W = 1), otherwise W = 0.
If present set S bit to load the CPSR along with the PC, or force transfer of user
bank when in privileged mode.
Table 3-6. Addressing Mode Names
Stack
LDMED
LDMFD
LDMEA
LDMFA
STMFA
STMEA
STMFD
STMED
Other L Bit
LDMIB 1
LDMIA 1
LDMDB 1
LDMDA 1
STMIB 0
STMIA 0
STMDB 0
STMDA 0
INSTRUCTION SET
P Bit U Bit
1 1
0 1
1 0
0 0
1 1
0 1
1 0
0 0
3-45