Samsung S3C2501X User Manual page 16

32-bit risc microprocessor
Table of Contents

Advertisement

Figure
Number
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
9-13
9-14
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
10-14
10-15
11-1
11-2
11-3
11-4
11-5
11-6
11-7
11-8
11-9
11-10
xvi
List of Figures
GDMA Controller Block Diagram ........................................................................... 9-2
GDMA Programmable Priority Registers................................................................ 9-5
GDMA Control Register ......................................................................................... 9-11
GDMA Source/Destination Address Register ......................................................... 9-12
GDMA Transfer Count Register ............................................................................. 9-13
GDMA Run Enable Register .................................................................................. 9-14
GDMA Interrupt Pending Register.......................................................................... 9-15
External GDMA Requests (Single Mode) ............................................................... 9-18
External GDMA Requests (Block Mode) ................................................................ 9-18
External GDMA Requests Detailed Timing ............................................................ 9-19
Single and One Data Burst Mode Timing............................................................... 9-20
Single and Four Data Burst Mode Timing .............................................................. 9-21
Block and One Data Burst Mode Timing ................................................................ 9-22
Block and Four Data Burst Timing ......................................................................... 9-23
Console UART Block Diagram............................................................................... 10-2
Console UART Control Register ............................................................................ 10-6
Console UART Control Register ............................................................................ 10-7
Console UART Status Register.............................................................................. 10-10
Console UART Interrupt Enable Register............................................................... 10-12
Console UART Transmit Data Register.................................................................. 10-13
Console UART Receive Data Register................................................................... 10-14
Console UART Baud Rate Divisor Register ........................................................... 10-15
Console UART Baud Rate Generator (BRG).......................................................... 10-16
Console UART Control Character 1 Register ......................................................... 10-17
Console UART Control Character 2 Register ......................................................... 10-17
Interrupt-Based Serial I/O Transmit and Receive Timing Diagram ......................... 10-18
Serial I/O Frame Timing Diagram (Normal Console UART) ................................... 10-19
Infra-Red Transmit Mode Frame Timing Diagram.................................................. 10-19
Infra-Red Receive Mode Frame Timing Diagram................................................... 10-20
High-Speed UART Block Diagram ......................................................................... 11-2
High-Speed UART Control Register....................................................................... 11-7
High-Speed UART Status Register ........................................................................ 11-12
High-Speed UART Interrupt Enable Register ......................................................... 11-15
High-Speed UART Transmit Buffer Register.......................................................... 11-16
High-Speed UART Receive Buffer Register........................................................... 11-17
High-Speed UART Baud Rate Divisor Register...................................................... 11-18
High-Speed UART Baud Rate Generator (BRG).................................................... 11-19
High-Speed UART Control Character 1 Register.................................................... 11-20
High-Speed UART Control Character 2 Register.................................................... 11-21
(Continued)
Title
Page
Number
S3C2501X

Advertisement

Table of Contents
loading

Table of Contents