State Of Each Pin At Reset; States Of Pins During Reset - Fujitsu F2MC-8L F202RA Hardware Manual

F2mc-8l 8-bit microcontroller
Hide thumbs Also See for F2MC-8L F202RA:
Table of Contents

Advertisement

CHAPTER 3 CPU
3.5.4

State of Each Pin at Reset

The state of each pin is initialized by a reset.

States of Pins during Reset

When a reset occurs, most I/O pins (resource pins) become Hi-Z, and the CPU reads the mode data from
internal ROM.
States of Pins after the CPU Reads the Mode Data
Most of the I/O pins remain Hi-Z immediately after the CPU reads the mode data.
For pin states established by something other than a reset, see "APPENDIX E Pin State of the MB89202/
F202RA Series " for details.
Note:
For pins that are Hi-Z when a reset source is generated, set up the devices connected with the pins such
that they do not malfunction.
50

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

F2mc-8l mb89202Mb89202/f202ra series

Table of Contents