Table of Contents
Advertisement
cv.ls %rd, %rs
Function
Data conversion from 16 bits to 32 bits
Standard)
Extension 1) Unusable
Extension 2) Unusable
15 14 13 12 11 10
Code
0
0
1
|
|
IL
IE
C
Flag
|
|
–
–
–
Mode
Src: Register direct %rs = %r0 to %r7
Dst: Register direct %rd = %r0 to %r7
CLK
One cycle
Description
(1) Standard
Bit 15 (sign bit of 16-bit data) of the rs register is transferred to the 16 low-order bits of the rd
register. The eight high-order bits of the rd register are set to 0.
(2) Delayed slot instruction
This instruction may be executed as a delayed slot instruction by writing it directly after a
branch instruction with the "d" bit.
Example
When the R1 register contains 0x008000
cv.ls
S1C17 CORE MANUAL
(Rev. 1.2)
rd(23:16) ← 0, rd(15:0) ← rs(15)
9
8
7
|
|
0
1
0
r d
|
|
|
|
|
V
Z
N
|
|
|
–
–
–
23
16 15
rs
X
23
16 15
rd
0
0
0
0
0
0
0
0
%r0,%r1
; r0 = 0x00ffff
Seiko Epson Corporation
6
5
4
3
2
1
0
|
1
0
1
0
r s
|
|
|
|
|
S
Word
15
S
S
S
S
S
S
S
S S S S S S S S S
7 DETAILS OF INSTRUCTIONS
0
0
0
7-31
Advertisement
Table of Contents
