Table of Contents
Advertisement
ld.a %rd, %rs
Function
24-bit data transfer
Standard)
Extension 1) Unusable
Extension 2) Unusable
15 14 13 12 11 10
Code
0
0
1
|
|
IL
IE
C
Flag
|
|
–
–
–
Mode
Src: Register direct %rs = %r0 to %r7
Dst: Register direct %rd = %r0 to %r7
CLK
One cycle
Description
(1) Standard
The content of the rs register (24-bit data) is transferred to the rd register.
(2) Delayed slot instruction
This instruction may be executed as a delayed slot instruction by writing it directly after a
branch instruction with the "d" bit.
Example
ld.a
%r0,%r1
S1C17 CORE MANUAL
(Rev. 1.2)
rd(23:0) ← rs(23:0)
9
8
7
6
|
|
0
1
0
r d
0
|
|
|
|
|
V
Z
N
|
|
|
–
–
–
; r0 ← r1
Seiko Epson Corporation
5
4
3
2
1
0
|
0
1
1
r s
|
|
|
|
|
7 DETAILS OF INSTRUCTIONS
7-65
Advertisement
Table of Contents
