Figure 11-13. Power-On Reset And Configuration Timings; Figure 11-14. Test Timings (Boundary Scan) - Intel Pentium Pro Family Developer's Manual

Table of Contents

Advertisement

Figure 11-13. Power-On Reset and Configuration Timings

Ta
= T15 (PWRGOOD Inactive Pulse Width)
Tb
= T10 (RESET# Pulse Width)
Tc
= T20 (Reset Configuration Signals (A20M#, IGNNE#, LINT[1:0]#) Hold Time)

Figure 11-14. Test Timings (Boundary Scan)

Tr
= T43 (All Non-Test Inputs Setup Time)
Ts
= T44 (All Non-Test Inputs Hold Time)
Tu
= T40 (TDO Float Delay)
Tv
= T37 (TDI, TMS Setup Time)
Tw
= T38 (TDI, TMS Hold Time)
Tx
= T39 (TDO Valid Delay)
Ty
= T41 (All Non-Test Outputs Valid Delay)
Tz
= T42 (All Non-Test Outputs Float Delay)
ELECTRICAL SPECIFICATIONS
11-27

Advertisement

Table of Contents
loading

Table of Contents