Table of Contents
Advertisement
RM0008
Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)
Address offset: 0x010C
Reset value: 0x0000 0000
The Ethernet MMC receive interrupt mask register maintains the masks for interrupts
generated when the receive statistic counters reach half their maximum value. (MSB of the
counter is set.) It is a 32-bit wide register.
31 30 29 28 27 26 25 24 23 22 21 20 19 18
Reserved
Bits 31:18 Reserved
Bit 17 RGUFM: Received good unicast frames mask
Setting this bit masks the interrupt when the received, good unicast frames, counter reaches
half the maximum value.
Bits 16:7 Reserved
Bit 6 RFAEM: Received frames alignment error mask
Setting this bit masks the interrupt when the received frames, with alignment error, counter
reaches half the maximum value.
Bit 5 RFCEM: Received frame CRC error mask
Setting this bit masks the interrupt when the received frames, with CRC error, counter reaches
half the maximum value.
Bits 4:0 Reserved
Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)
Address offset: 0x0110
Reset value: 0x0000 0000
The Ethernet MMC transmit interrupt mask register maintains the masks for interrupts
generated when the transmit statistic counters reach half their maximum value. (MSB of the
counter is set). It is a 32-bit wide register.
31 30 29 28 27 26 25 24 23 22
Reserved
Bits 31:22 Reserved
Bit 21 TGFM: Transmitted good frames mask
Setting this bit masks the interrupt when the transmitted, good frames, counter reaches half
the maximum value.
Bits 20:16 Reserved
Ethernet (ETH): media access control (MAC) with DMA controller
17
16 15 14 13 12 11 10
rw
21
20 19 18 17 16
15
Reserved
rw
rw
Doc ID 13902 Rev 12
9
8
Reserved
14
13 12 11 10
9
8
rw
7
6
5
4
3
2
1
Reserved
rw
rw
7
6
5
4
3
2
1
Reserved
1021/1096
0
0
Advertisement
Table of Contents
