Table of Contents
Advertisement
The address/status phase starts just before T1 and continues through T1. The data phase starts at
T2 and continues through T4. Figure 3-9 illustrates the T-state relationship of the two phases.
T1
Request Pending
HOLD Deasserted
T4
Halt Bus Cycle
T2
TI
RESIN
Asserted
HOLD Asserted
Figure 3-8. BIU State Diagram
BUS INTERFACE UNIT
Bus Ready
Request Pending
HOLD Deasserted
T3
Bus Not
Ready
Bus Ready
No Request Pending
HOLD Deasserted
A1538-01
3-9
Advertisement
Table of Contents
Need help?
Do you have a question about the 80C186EA and is the answer not in the manual?