Ddr4 Dimm1 Interface - Intel Agilex F Series User Manual

Fpga (two f-tiles) development kit
Hide thumbs Also See for Agilex F Series:
Table of Contents

Advertisement

Schematic Signal Name
CXL_PERSTN
CXL_PRSNTx4_N
A.5.5. DDR4 DIMM1 Interface
The Intel Agilex FPGA (two F-tiles) development board provides two DDR4 x72 DIMM
interfaces connected to the FPGA fabric. DIMM1 is connected to the Intel Agilex I/O96
of banks 2C and 2D. Only one DIMM memory module is included with the development
kit for evaluation of the DDR4 interfaces.
Table 33.
DIMM1 Pin Assignments
Schematic Signal Name FPGA Pin Number
DDR4_DIMM1_DQ0
DDR4_DIMM1_DQ1
DDR4_DIMM1_DQ2
DDR4_DIMM1_DQ3
DDR4_DIMM1_DQ4
DDR4_DIMM1_DQ5
DDR4_DIMM1_DQ6
DDR4_DIMM1_DQ7
DDR4_DIMM1_DQS_P0
DDR4_DIMM1_DQS_N0
DDR4_DIMM1_DBI_N0
DDR4_DIMM1_TDQS_N9
DDR4_DIMM1_DQ8
DDR4_DIMM1_DQ9
DDR4_DIMM1_DQ10
DDR4_DIMM1_DQ11
DDR4_DIMM1_DQ12
DDR4_DIMM1_DQ13
DDR4_DIMM1_DQ14
DDR4_DIMM1_DQ15
DDR4_DIMM1_DQS_P1
DDR4_DIMM1_DQS_N1
®
Intel
Agilex
F-Series FPGA (Two F-Tiles) Development Kit User Guide
48
FPGA Pin Number
D43
1.2 V HS LVCMOS
F50
1.2 V HS LVCMOS
I/O Standard
DC31
1.2 V HS LVCMOS
DD30
1.2 V HS LVCMOS
CY30
1.2 V HS LVCMOS
DA31
1.2 V HS LVCMOS
DA27
1.2 V HS LVCMOS
CY26
1.2 V HS LVCMOS
DC27
1.2 V HS LVCMOS
DD26
1.2 V HS LVCMOS
DD28
1.2 V HS LVCMOS
DC29
1.2 V HS LVCMOS
CY28
1.2 V HS LVCMOS
DA29
1.2 V HS LVCMOS
DF20
1.2 V HS LVCMOS
DJ21
1.2 V HS LVCMOS
DH20
1.2 V HS LVCMOS
DE21
1.2 V HS LVCMOS
DF16
1.2 V HS LVCMOS
DH16
1.2 V HS LVCMOS
DE17
1.2 V HS LVCMOS
DJ17
1.2 V HS LVCMOS
DH18
1.2 V HS LVCMOS
DJ19
1.2 V HS LVCMOS
A. Development Kit Components
I/O Standard
Negative, Remote board clock
CXL Reset
CXL Present
DDR4 DIMM1 DQ0 data
DDR4 DIMM1 DQ1 data
DDR4 DIMM1 DQ2 data
DDR4 DIMM1 DQ3 data
DDR4 DIMM1 DQ4 data
DDR4 DIMM1 DQ5 data
DDR4 DIMM1 DQ6 data
DDR4 DIMM1 DQ7 data
DDR4 DIMM1 Data Strobe
Positive for byte lane 0
DDR4 DIMM1 Data Strobe
Negative for byte lane 0
DDR4 DIMM1 Data Bus Inversion for byte lane 0
DDR4 DIMM1 Termination Data Strobe for byte lane 0
DDR4 DIMM1 DQ8 data
DDR4 DIMM1 DQ9 data
DDR4 DIMM1 DQ10 data
DDR4 DIMM1 DQ11 data
DDR4 DIMM1 DQ12 data
DDR4 DIMM1 DQ13 data
DDR4 DIMM1 DQ14 data
DDR4 DIMM1 DQ15 data
DDR4 DIMM1 Data Strobe
Positive for byte lane 1
DDR4 DIMM1 Data Strobe
739942 | 2022.09.21
Description
Description
continued...
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents