Intel Agilex F Series User Manual page 50

Fpga (two f-tiles) development kit
Hide thumbs Also See for Agilex F Series:
Table of Contents

Advertisement

Schematic Signal Name FPGA Pin Number
DDR4_DIMM1_DQ37
DDR4_DIMM1_DQ38
DDR4_DIMM1_DQ39
DDR4_DIMM1_DQS_P4
DDR4_DIMM1_DQS_N4
DDR4_DIMM1_DBI_N4
DDR4_DIMM1_TDQS_N13
DDR4_DIMM1_DQ40
DDR4_DIMM1_DQ41
DDR4_DIMM1_DQ42
DDR4_DIMM1_DQ43
DDR4_DIMM1_DQ44
DDR4_DIMM1_DQ45
DDR4_DIMM1_DQ46
DDR4_DIMM1_DQ47
DDR4_DIMM1_DQS_P5
DDR4_DIMM1_DQS_N5
DDR4_DIMM1_DBI_N5
DDR4_DIMM1_TDQS_N14
DDR4_DIMM1_DQ48
DDR4_DIMM1_DQ49
DDR4_DIMM1_DQ50
DDR4_DIMM1_DQ51
DDR4_DIMM1_DQ52
DDR4_DIMM1_DQ53
DDR4_DIMM1_DQ54
DDR4_DIMM1_DQ55
DDR4_DIMM1_DQS_P6
DDR4_DIMM1_DQS_N6
DDR4_DIMM1_DBI_N6
®
Intel
Agilex
F-Series FPGA (Two F-Tiles) Development Kit User Guide
50
I/O Standard
DF22
1.2 V HS LVCMOS
DJ23
1.2 V HS LVCMOS
DH22
1.2 V HS LVCMOS
DH24
1.2 V HS LVCMOS
DJ25
1.2 V HS LVCMOS
DF24
1.2 V HS LVCMOS
DE25
1.2 V HS LVCMOS
DC19
1.2 V HS LVCMOS
DD18
1.2 V HS LVCMOS
CY18
1.2 V HS LVCMOS
DA19
1.2 V HS LVCMOS
CY14
1.2 V HS LVCMOS
DA15
1.2 V HS LVCMOS
DC15
1.2 V HS LVCMOS
DD14
1.2 V HS LVCMOS
DD16
1.2 V HS LVCMOS
DC17
1.2 V HS LVCMOS
CY16
1.2 V HS LVCMOS
DA17
1.2 V HS LVCMOS
CY24
1.2 V HS LVCMOS
DD24
1.2 V HS LVCMOS
DC25
1.2 V HS LVCMOS
DA25
1.2 V HS LVCMOS
CY20
1.2 V HS LVCMOS
DC21
1.2 V HS LVCMOS
DA21
1.2 V HS LVCMOS
DD20
1.2 V HS LVCMOS
DD22
1.2 V HS LVCMOS
DC23
1.2 V HS LVCMOS
CY22
1.2 V HS LVCMOS
A. Development Kit Components
Description
DDR4 DIMM1 DQ37 data
DDR4 DIMM1 DQ38 data
DDR4 DIMM1 DQ39 data
DDR4 DIMM1 Data Strobe
Positive for byte lane 4
DDR4 DIMM1 Data Strobe
Negative for byte lane 4
DDR4 DIMM1 Data Bus Inversion for byte lane 4
DDR4 DIMM1 Termination Data Strobe for byte lane 4
DDR4 DIMM1 DQ40 data
DDR4 DIMM1 DQ41 data
DDR4 DIMM1 DQ42 data
DDR4 DIMM1 DQ43 data
DDR4 DIMM1 DQ44 data
DDR4 DIMM1 DQ45 data
DDR4 DIMM1 DQ46 data
DDR4 DIMM1 DQ47 data
DDR4 DIMM1 Data Strobe
Positive for byte lane 5
DDR4 DIMM1 Data Strobe
Negative for byte lane 5
DDR4 DIMM1 Data Bus Inversion for byte lane 5
DDR4 DIMM1 Termination Data Strobe for byte lane 5
DDR4 DIMM1 DQ48 data
DDR4 DIMM1 DQ49 data
DDR4 DIMM1 DQ50 data
DDR4 DIMM1 DQ51 data
DDR4 DIMM1 DQ52 data
DDR4 DIMM1 DQ53 data
DDR4 DIMM1 DQ54 data
DDR4 DIMM1 DQ55 data
DDR4 DIMM1 Data Strobe
Positive for byte lane 6
DDR4 DIMM1 Data Strobe
Negative for byte lane 6
DDR4 DIMM1 Data Bus Inversion for byte lane 6
739942 | 2022.09.21
continued...
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents